

## Mihir P Mehta

Department of Computer Science  
University of Texas at Austin  
Austin, TX 78712

+1 512-952-0104  
mihir@cs.utexas.edu

<b>Education</b>	<b>Ph.D. in Computer Science</b> , University of Texas at Austin. (2014 - present) GPA: 3.83/4 (Spring 2015) <b>B.Tech. in Computer Science and Engineering (CSE)</b> , Indian Institute of Technology (IIT) Delhi. (2009 - 2013) GPA: 7.9/10 <b>Exchange semester</b> , Ecole des Mines, Saint-Etienne. (2011)
<b>Professional Experience</b>	<b>Research Intern</b> at Intel Corporation, Austin, TX, USA. (2015) <ul style="list-style-type: none"><li>• Built a Pintool to map dynamic memory accesses in executables to data structure elements in the corresponding C++ source code.</li><li>• Used several static analysis algorithms to get more fine-grained information for the purpose of dynamic analysis.</li></ul> <b>Software Engineer</b> at Samsung Research Institute, Noida, India. (2013-2014) <ul style="list-style-type: none"><li>• Optimised the Linux kernel for Samsung's Android devices.</li><li>• Improved core components of the Linux virtual memory subsystem.</li></ul>
<b>Research Experience</b>	<b>Program verification in object-oriented languages</b> with Professors Isil Dillig and Thomas Dillig, CS department, UT Austin. (2014-2015) <ul style="list-style-type: none"><li>• Developed a prototype verifier based on Hoare logic and weakest pre-conditions using the Soot compiler framework to generate verification conditions and the Z3 theorem prover to discharge them.</li><li>• Successfully found bugs in test programs and generated example inputs demonstrating the bug in each case.</li></ul> <b>Algorithms for bisimilarity</b> with Professor S Arun Kumar, CSE Department, IIT Delhi (2012-2013) <ul style="list-style-type: none"><li>• Conceptualised and implemented a toolkit for verifying bisimilarity and other properties of timed automata and labelled transition systems.</li><li>• Leveraged UPPAAL model checker to add support for difference bound matrices.</li><li>• Improved an algorithm for generating a zone graph from a timed automaton.</li></ul>
<b>Coursework</b>	<u>UT Austin</u> : Automated Logical Reasoning, Introduction to Mathematical Logic, Formal Verification and Semantics, Automatic Verification of Software. <u>IIT Delhi (graduate courses only)</u> : Compiler Design, Theory of Computation.
<b>Technical Skills</b>	<u>Programming languages</u> : Functional languages (OCaml, SML), logic programming languages (Prolog), hardware description languages (VHDL). <u>Operating systems</u> : GNU/Linux (application development and kernel development). <u>Compiler frameworks</u> : Soot (Java), LLVM (C++). <u>Others</u> : Xilinx, Matlab, PostgreSQL.
<b>Scholastic Achievements</b>	<ul style="list-style-type: none"><li>• Awarded the UT Austin Graduate School's Recruitment Fellowship. (2014-2017)</li><li>• Secured All India Rank 138 in the Joint Entrance Examination (IIT-JEE) among 400000 candidates. (2009)</li></ul>

- Secured All India Rank 29 in the All India Engineering Entrance Examination (AIEEE) among 1000000 candidates. (2009)
- Scored 99 percentile in Verbal and Analytical Reasoning, GRE. (2012)

**Others**

Languages: English, French, Gujarati, Hindi.