Gustave-NG: Fuzz It Like It's App

(feat. QEMU and AFL)

A. Gantet, S. Duverger March 3, 2021



ь	nte	or	n	al	c

Usage

Gustave-NG

Results


Conclusion

Coverage-guided fuzzing


- collect code coverage stats
- input generation based on actual coverage
- target behavior analysis

Candidate: AFL


- success on a lot of softwares (apps, libs, ...)
- free, open-source, bundled with side tools
- Goal: use AFL to fuzz OS kernels




How to fuzz an OS kernel ?!









- Implement a new QEMU board
 - for each architecture
 - AFL sync(fork-server)
 - VM restore snapshot
- untouched, original AFL
- no TCG modification/hacks
 - target build-time instrumentation
 - prevent dynamic filtering (user/kernel, specific parts only)



- AFL has a SHM in Host memory
- target writes it through arbitrary MMIO address
- GUSTAVE redirect this MMIO to AFLbitmap
- no execution overhead (like it's app)



- translated raw inputs into programs
- sequence of system calls
- target OS/architecture specific




AFL classifies test-cases

- normal exit
- Time-out
- Abort, SegV

GUSTAVE intercepts events

- QEMU Timers
- internal Breakpoints
 - end of injected test case code
 - known faulty locations : panic, reboot
- No easy way to:
 - detect illegitimate accesses
 - need to trick memory configuration




exit(reason)

BP(end-of-exec)


resume(VM)

Usage


basic




various architectures



multi-core



afl-fuzz forks



- build-time Instrumentation (afl-gcc/afl-as)
- initially design for various target configs:
 - basic apps and no scheduling
 - complex multi apps IPC scenario
 - focus a single system call

```
(target-src)$ CC=afl-gcc make
[CC] partition: afl-gcc -c -W partition.c -o partition.o
afl-cc 2.52b by <lcamtuf@google.com>
afl-as 2.52b by <lcamtuf@google.com>
[+] Instrumented 125 locations (32-bit, non-hardened mode, ratio 100%).
```

```
$ afl-fuzz -d -t 10000 -i /tmp/afl_in -o /tmp/afl_out
 -- qemu-system-ppc
      -M afl -nographic
      -bios rom bin
       -gustave config/pok_ppc_single.json
```

```
"user-timeout": 10000,
"gemu-overhead": 10.
"vm-state-template": "/tmp/afl.XXXXXX",
"afl-control-fd": 198.
"afl-status-fd": 199.
"afl-trace-size": 65536.
"afl-trace-env": " AFL SHM ID".
"afl-trace-addr": 3758096384,
"vm-part-base": 221184,
"vm-part-size": 380768.
"vm-part-off": 4.
"vm-nop-size": 65536,
"vm-fuzz-inj": 221188,
"vm-size": 0.
"vm-part-kstack": 0,
"vm-part-kstack-size": 0.
"vm-fuzz-ep": 4.
"vm-fuzz-ep-next": 8.
"vm-panic": 4293949504.
"vm-cswitch": 0.
"vm-cswitch-next": 0
```

- source level instrumentation drawbacks
 - need specific firmware develop env
 - complex forge, <u>Dev-IoI-Ops</u>
 - usually hard to obtain, implies a lot of contributors
- runtime binary instrumentation
 - hack into QEMU TCG
 - easier than estimated
 - open way to a lot of ideas/optimization/features

Gustave-NG

- QEMU Tiny Code Generator
- based on Paul Brook QOP code generator
- ullet Guest insn o Intermediate Representation (IR) o Host insn
- Guest Basic Blocks → Translation Blocks (TB)
- powerful jit-compiler (block chaining, helpers)

```
static void * gemu tcg rr cpu thread fn(void *arg)
  while (1)
     if (cpu_can_run(cpu))
        r = cpu_exec(cpu);
int cpu exec(CPUState *cpu)
  while (!cpu handle exception(cpu, &ret))
     while (!cpu handle interrupt(cpu, &last tb)) {
        tb = tb_find(cpu, last_tb, tb_exit, cflags);
        cpu_loop_exec_tb(cpu, tb, &last_tb, &tb_exit);
```

```
TranslationBlock *tb find(CPUState *cpu,
                          TranslationBlock *last tb.
                          int tb exit. uint32 t cf mask)
  tb = tb_lookup__cpu_state(cpu, &pc, &cs_base,
                            &flags, cf_mask);
  if (tb == NULL)
      tb = tb_gen_code(cpu, pc, cs_base,
                       flags, cf mask);
TranslationBlock *tb_gen_code(CPUState *cpu,
                              target ulong pc.
                              target ulong cs base.
                              uint32 t flags, int cflags)
    tb = tb alloc(pc):
    gen_intermediate_code(cpu, tb, max_insns);
    /* generate machine code */
    gen code size = tcg gen code(tcg ctx, tb);
```

PowerPC 32bits

```
fff00100: lis r1.1
fff00104:
         ori r1.r1.0x409c
fff00108:
          xor r0.r0.r0
fff0010c:
          stw r0.4(r1)
fff00110: mtmsr r0
```

TCG IR

```
fff00100: movi i32
                       r1.$0x10000
fff00104:
          movi i32
                       tmp0.$0x409c
           or_i32
                       r1,r1,tmp0
fff00108:
          movi i32
                       r0.$0x0
fff0010c:
           movi i32
                       tmp1.$0x4
           add i32
                       tmp0.r1.tmp1
           gemu_st_i32 r0,tmp0,beul,3
fff00110:
           movi i32
                       nip. $0xfff00114
           mov i32
                       tmp0.r0
           call
                       store msr.$0.tmp0
           movi i32
                       nip. $0xfff00114
           exit tb
                       $0.20
           set_label
                       $1.0
                       $0x7f5a0caf8043
           exit tb
```

```
.7f5a0caf810b:
                         $0x1409c, 4(%rbp)
                movl
                         %ebx, %ebx
7f5a0caf8112
                rorl
7f5a0caf8114 ·
                movl
                         %ebx. (%rbp)
.7f5a0caf8117:
                         $0x140a0, %r12d
                movl
.7f5a0caf811d:
                movl
                         %r12d, %edi
                         0x398(%rbp), %rdi
.7f5a0caf8129:
                adda
.7f5a0caf8159:
                         %rbp, %rdi
                mova
                         %ebx, %esi
7f5a0caf815c+
                movl
.7f5a0caf815e:
                callq
                         *0x34(%rip)
.7f5a0caf8164:
                         $0xfff00114, 0x16c(%rbp)
                movl
.7f5a0caf8182:
                         %ebx, %edx
                movl
7f5a0caf8184 ·
                movl
                         $0xa3, %ecx
.7f5a0caf8189:
                         -0x41(%rip), %r8
                leag
.7f5a0caf8190:
                         %r8
                pusha
.7f5a0caf8192:
                jmpq
                         *8(%rip)
.7f5a0caf8198:
                .quad
                       0x000055d62e46eba0
.7f5a0caf81a0:
                       0x000055d62e3895a0
                . guad
```

PowerPC 32bits

```
fff00100: lis r1,1
fff00104: ori r1,r1,0x409c

fff00108: xor r0,r0,r0
fff0010c: stw r0,4(r1)

fff00110: mtmsr r0
```

TCG IR

```
fff00100: movi_i32
                       r1.$0x10000
fff00104:
          movi i32
                       tmp0.$0x409c
           or_i32
                       r1,r1,tmp0
fff00108:
          movi i32
                       r0.$0x0
fff0010c:
           movi i32
                       tmp1.$0x4
           add i32
                       tmp0.r1.tmp1
           gemu_st_i32 r0,tmp0,beul,3
fff00110:
           movi i32
                       nip. $0xfff00114
           mov i32
                       tmp0.r0
           call.
                       store msr.$0.tmp0
           movi i32
                       nip. $0xfff00114
           exit tb
                       $0.20
           set_label
                       $1.0
                       $0x7f5a0caf8043
           exit tb
```

```
.7f5a0caf810b:
                         $0x1409c, 4(%rbp)
                movl
                         %ebx, %ebx
7f5a0caf8112
                rorl
7f5a0caf8114 ·
                movl
                         %ebx. (%rbp)
.7f5a0caf8117:
                         $0x140a0, %r12d
                movl
.7f5a0caf811d:
                movl
                         %r12d, %edi
                         0x398(%rbp), %rdi
.7f5a0caf8129:
                adda
.7f5a0caf8159:
                         %rbp, %rdi
                mova
                         %ebx, %esi
7f5a0caf815c+
                movl
.7f5a0caf815e:
                callq
                         *0x34(%rip)
.7f5a0caf8164:
                         $0xfff00114, 0x16c(%rbp)
                movl
.7f5a0caf8182:
                movl
                         %ebx, %edx
7f5a0caf8184 ·
                movl
                         $0xa3, %ecx
.7f5a0caf8189:
                         -0x41(%rip), %r8
                leag
.7f5a0caf8190:
                         %r8
                pusha
.7f5a0caf8192:
                jmpq
                         *8(%rip)
.7f5a0caf8198:
                .quad
                       0x000055d62e46eba0
.7f5a0caf81a0:
                       0x000055d62e3895a0
                . guad
```

TCG IR

```
call store_msr,$0,tmp0
```

- usually for system Guest insn
- helper functions developped in C
- builtin QEMU, generates host native call
- kind of hypercall/paravirt_ops

- prevent tb find() overhead
- QEMU/Guest ping pong for next TB
- fixing jump offsets inside TBs

```
.7f5a0caf8190: pushq %r8
.7f5a0caf8192: jmpq *8(%rip)
...
.7f5a0caf81a0: .quad 0x000055d62e3895a0
```

https://github.com/nccgroup/TriforceAFL

- OS fuzzer based on AFL/QEMU
 - enhance AFL qemu-mode
 - gen trace after each exec(TB)
 - inject Guest insn for AFL sync

```
int cpu_exec(CPUState *cpu)
  while (!cpu handle exception(cpu, &ret))
     while (!cpu_handle_interrupt(cpu, &last_tb)) {
        tb = tb_find(cpu, last_tb, tb_exit, cflags);
        cpu_loop_exec_tb(cpu, tb, &last_tb, &tb_exit);
tcg target ulong cpu tb exec(CPUState *cpu, uint8 t *tb ptr)
 CPUArchState *env = cpu->env_ptr;
 uintptr t next tb:
  cpu->can do io = 0:
 target ulong pc = env->eip:
 next_tb = tcg_qemu_tb_exec(env, tb_ptr);
  cpu->can do io = 1:
  /* we executed it. trace it */
 AFL QEMU CPU SNIPPET2(env. pc):
```

https://github.com/nccgroup/TriforceAFL

- OS fuzzer based on AFL/QEMU
 - enhance AFL gemu-mode
 - gen trace after each exec(TB)
 - inject Guest insn for AFL sync
- Poorly designed
 - doesn't work with block chaining
 - impact AFL stability
 - impact yar 2 stability
 impact performances
 - Linux centric: kmod. loader

```
int cpu_exec(CPUState *cpu)
  while (!cpu handle exception(cpu, &ret))
     while (!cpu_handle_interrupt(cpu, &last_tb)) {
        tb = tb_find(cpu, last_tb, tb_exit, cflags);
        cpu_loop_exec_tb(cpu, tb, &last_tb, &tb_exit);
tcg target ulong cpu tb exec(CPUState *cpu, uint8 t *tb ptr)
  CPUArchState *env = cpu->env_ptr;
 uintptr t next tb:
  cpu->can do io = 0:
 target ulong pc = env->eip:
 next_tb = tcg_qemu_tb_exec(env, tb_ptr);
  cpu->can do io = 1:
  /* we executed it. trace it */
  AFL GEMU CPU SNIPPET2(env. pc):
```

https://abiondo.me/2018/09/21/improving-afl-gemu-mode

```
{
  tb = tb_alloc(pc);
  tcg_func_start(tcg_ctx);

afl_gen_trace(pc);

gen_intermediate_code(cpu, tb, max_insns);
  /* generate machine code */
  gen_code_size = tcg_gen_code(tcg_ctx, tb);
}
```

TranslationBlock *tb gen code(CPUState *cpu, ..., int cflags)

```
static void afl gen trace(target ulong cur loc)
  /* index = prev loc ^ cur loc */
  prev_loc_ptr = tcg_const_ptr(&prev_loc);
  index = tcg_temp_new();
  tcg_gen_ld_tl(index, prev_loc_ptr, 0);
  tcg gen xori tl(index, index, cur loc):
 /* afl_area_ptr[index]++ */
  count ptr = tcg const ptr(afl area ptr):
  tcg_gen_add_ptr(count_ptr, count_ptr, TCGV_NAT_TO_PTR(index));
  count = tcg_temp_new();
  tcg gen 1d8u tl(count, count ptr, 0);
  tcg_gen_addi_tl(count, count, 1);
  tcg gen st8 tl(count, count ptr, 0);
  /* prev loc = cur loc >> 1 */
 new_prev_loc = tcg_const_tl(cur_loc >> 1):
 tcg gen st tl(new prev loc, prev loc ptr. 0):
```

https://abiondo.me/2018/09/21/improving-afl-gemu-mode

```
TranslationBlock *tb_gen_code(CPUState *cpu, ..., int cflags)
  tb = tb alloc(pc):
  tcg func start(tcg ctx):
  afl_gen_trace(pc);
  gen intermediate code(cpu. tb. max insns):
  /* generate machine code */
  gen code size = tcg gen code(tcg ctx. tb):
```

- Andrea Biondo
 - generate code coverage at IR level
 - during TBs generation
 - interesting but ...

```
static void afl gen trace(target ulong cur loc)
  /* index = prev loc ^ cur loc */
  prev_loc_ptr = tcg_const_ptr(&prev_loc);
  index = tcg_temp_new();
  tcg_gen_ld_tl(index, prev_loc_ptr, 0);
  tcg gen xori tl(index, index, cur loc):
  /* afl area ntr[index]++ */
  count ptr = tcg const ptr(afl area ptr):
  tcg_gen_add_ptr(count_ptr, count_ptr, TCGV_NAT_TO_PTR(index));
  count = tcg_temp_new();
  tcg gen 1d8u tl(count, count ptr, 0);
  tcg_gen_addi_tl(count, count, 1);
  tcg gen st8 tl(count, count ptr, 0);
  /* prev loc = cur loc >> 1 */
 new prev loc = tcg const tl(cur loc >> 1):
 tcg gen st tl(new prev loc, prev loc ptr. 0):
```

https://andreafioraldi.github.io/articles/2019/07/20/aflpp-qemu-compcov.html

```
TranslationBlock *tb_gen_code(CPUState *cpu, ..., int cflags)
{
    tb = tb_alloc(pc);
    tcg_func_start(tcg_ctx);

afl_gen_trace(pc);

gen_intermediate_code(cpu, tb, max_insns);
    /* generate machine code */
    gen_code_size = tcg_gen_code(tcg_ctx, tb);
}
```

```
/* during translation */
void afl gen trace(target ulong cur loc)
 if (!__global_afl->ready || !afl_is_kernel(&__global_afl->arch))
      return:
  cur loc = (cur loc >> 4) ^ (cur loc << 8):
  cur loc &= global afl->config.afl.trace size - 1:
 tcg gen afl maybe log call(cur loc):
/* during execution */
void afl_maybe_log(target_ulong cur_loc)
 register uintptr_t afl_idx = cur_loc ^ __global_afl->prev_loc;
  ((uint8_t*)__global_afl->trace_bits)[afl_idx]++;
 __global_afl->prev_loc = cur_loc >> 1;
```

https://andreafioraldi.github.io/articles/2019/07/20/aflpp-qemu-compcov.html

```
TranslationBlock *tb_gen_code(CPUState *cpu, ..., int cflags)
{
    tb = tb_alloc(pc);
    tcg_func_start(tcg_ctx);

afl_gen_trace(pc);

gen_intermediate_code(cpu, tb, max_insns);
    /* generate machine code */
    gen_code_size = tcg_gen_code(tcg_ctx, tb);
}

    Andrea Fioraldi (for AFLplusplus)
```

- recent devs (07/2019)
- use TCG helper for coverage
- our implementation !

```
/* during translation */
void afl gen trace(target ulong cur loc)
 if (! global afl->ready | | !afl is kernel(& global afl->arch))
      return:
  cur loc = (cur loc >> 4) ^ (cur loc << 8):
  cur loc &= global afl->config.afl.trace size - 1:
 tcg gen afl maybe log call(cur loc):
/* during execution */
void afl_maybe_log(target_ulong cur_loc)
 register uintptr_t afl_idx = cur_loc ^ __global_afl->prev_loc;
  ((uint8_t*)__global_afl->trace_bits)[afl_idx]++;
 __global_afl->prev_loc = cur_loc >> 1;
```

TCG IR

```
movi_i32 tmp0,$0xad3a
cal1 (null),$0,tmp0

ld_i32 tmp1,env,$0xffffffd8
movi_i32 tmp2,$0x0
brcond_i32 tmp1,tmp2,lt,$L0
movi_i32 tmp2,$0x14
add_i32 tmp1,r1,tmp2
```

```
.7f152f0c8580:
                movl
                         $0xad3a, %edi
               callq
                         *0x95(%rip)
.7f152f0c858b:
                         -0x28(\%rbp), %ebx
               movl
.7f152f0c85fd:
                movl
                         $0xa3, %edx
.7f152f0c8602:
               leaq
                         -0x40(\%rip), %rcx
.7f152f0c8609: callq
                         *9(%rip)
.7f152f0c860f:
               movl
                         %eax, %ebx
.7f152f0c8611:
                jmp
                         0x7f152f0c85c9
.7f152f0c8618:
                . guad
                       0x0000559a061d9070
.7f152f0c8620:
                       0x0000559a0620b410
                .quad
```

```
(gdb) x/i 0x0000559a0620b410
0x559a0620b410 <afl_maybe_log>: mov 0xaa3e49(%rip),%rdx
```

```
movi_i32 tmp0,$0xad3a
call (null),$0,tmp0

ld_i32 tmp1,env,$0xffffffd8
movi_i32 tmp2,$0x0
brcond_i32 tmp1,tmp2,lt,$L0
movi_i32 tmp2,$0x14
add_i32 tmp1,r1,tmp2
```

- similar to AFL shim
- one index per TB
- update coverage trace bitmap
- same performances

```
.7f152f0c8580:
                movl
                         $0xad3a, %edi
               callq
                         *0x95(%rip)
7f152f0c858b.
                         -0x28(\%rbp), %ebx
               movl
.7f152f0c85fd:
                movl
                         $0xa3, %edx
.7f152f0c8602:
                         -0x40(\%rip), %rcx
               lead
.7f152f0c8609:
                         *9(%rip)
               callq
.7f152f0c860f:
               movl
                         %eax, %ebx
.7f152f0c8611:
                         0x7f152f0c85c9
                qmi
.7f152f0c8618:
                . guad
                       0x0000559a061d9070
.7f152f0c8620:
                       0x0000559a0620b410
                .quad
```

```
(gdb) x/i 0x0000559a0620b410
0x559a0620b410 <afl_maybe_log>: mov 0xaa3e49(%rip),%rdx
```

- How to monitor Guest kernel memory accesses ?
- Whatever the architecture or CPU execution mode ?
- With finest granularity (byte)?
- Need to define legitimate accesses first ?

Detect kernel read/write out of "normal" areas!

- How to monitor Guest kernel memory accesses ?
- Whatever the architecture or CPU execution mode ?
- With finest granularity (byte)?
- Need to define legitimate accesses first ?

Detect kernel read/write out of "normal" areas!

- TCG helpers for memory ops
- generic to the architecture
- finest control on memory

- PPC stw r0, $4(r1) \rightarrow IR \text{ qemu_st_xxx}()$
- Lead to tcg_out_qemu_st() TCG backend-op
- QEMU memory model:
 - virtual TLBs for vCPU
 - guest physical to host physical addr
 - inlined in host generated code
 - slow and fast path concept
- Fast path: check for TLB hit and get host addr
- Slow path: use LDST labels to call a TCG helper: tcg_out_qemu_st_slow_path()

```
static void tcg out gemu st(TCGContext *s. const TCGArg *args.
                            hool is64)
  /* try to find a filled TLB entry */
  tcg out tlb load(s, addrlo, addrhi, mem index, opc,
                   label ptr. offsetof(CPUTLBEntry, addr write)):
  /* TLB Hit. So generate a physical quest memory access */
  tcg out gemu st direct(s. datalo. datahi. TCG REG L1. -1. 0. 0. opc):
  /* TLB Miss. Filled during tlb load and redirect to soft-MMU */
  add gemu ldst label(s. false, is64, oi, datalo, datahi, addrlo, addrhi,
                      s->code ptr. label ptr):
```

```
tcg out tlb load:
.7fffff41888e9:
                         %esp,%edi
                 mov
.7fffff41888eb:
                 shr
                         $0x7, %edi
.7ffff41888ee:
                         0x338(%rbp), %edi
                 and
.7ffff41888f4:
                         0x388(%rbp),%rdi
                 add
                         0x3(%r12),%esi
.7ffff41888fb:
                 lea
7ffff4188900:
                         $0xfffff000,%esi
                 and
.7ffff4188906:
                         0x4(%rdi),%esi
                 CMD
.7ffff4188909:
                         %r12d.%esi
                 mov
.7ffff418890c:
                         0x7fffff418897f :LDST
                 ine
7ffff4188912:
                 add
                         0x10(%rdi),%rsi
tcg out gemu st direct:
.7ffff4188925:
                 movbe
                         %ebx,(%rsi)
```

What has been done in GUSTAVE?

- insert a call to a filtering helper
- into every QEMU mem access primitives
- dynamically check for <u>legitimacy</u>

What has been done in GUSTAVE?

- insert a call to a filtering helper
- into every QEMU mem access primitives
- dynamically check for legitimacy
- use O(1) bitmap for memory map
- $1bit/byte \rightarrow 512MB$ host buffer for 4GB guest RAM
- learning phase to init the bitmap
- triggers GUEST_PANICK state for AFL classification

```
static void tcg out gemu st(TCGContext *s. const TCGArg *args.
                            bool is64)
  tcg out tlb load(s. addrlo, addrhi, mem index, opc,
                   label_ptr, offsetof(CPUTLBEntry, addr_write));
  /* TLB Hit. So generate a physical guest memory access */
  tcg out gemu st filter(s, oi, datalo, datahi, addrlo, addrhi);
  tcg out gemu st direct(s, datalo, datahi, TCG REG L1, -1, 0, 0, opc);
static void tcg out gemu st filter(TCGContext *s. TCGMemOpIdx oi.
                                   TCGReg datalo, TCGReg datahi.
                                   TCGReg addrlo, TCGReg addrhi)
  tcg_out_call(s, qemu_st_filter_helpers[opc & (MO_BSWAP | MO_SIZE)]);
```

```
static void * const qemu_st_filter_helpers[16] = {
    [MO_UB]
              = helper filter ret stb mmu,
    [MO_LEUW] = helper_filter_le_stw_mmu,
    [MO_LEUL] = helper_filter_le_stl_mmu,
             = helper filter le sta mmu.
    [MO LEQ]
    [MO BEUW] = helper filter be stw mmu,
    [MO_BEUL] = helper_filter_be_stl_mmu,
    [MO BEQ] = helper filter be stg mmu.
};
void afl_tcg_filter_st(const char *from, CPUTLBEntry *entry.
                       uintptr t haddr, target ulong gaddr,
                       uint64 t val, int flags, int size)
    if (redzone access(gaddr, size)) {
        gemu log("%s: @ Ox"TARGET FMT lx
                 " H 0x%016"PRIx64
                 " G Ox"TARGET_FMT_lx
                 " = 0x\%016"PRTx64
                 " flags:%d sz:%d\n".
                 from, afl_get_pc(&__global_afl->arch),
                 haddr, gaddr, val, flags, size):
        vm stop(RUN STATE GUEST PANICKED):
        cpu_loop_exit(CPU(_global_afl=>arch.cpu));
                                 DMU CyberWeek March 2021 | 27/31
```

- tools to create redzone bitmap
- tmux scripts for multi-core AFL
- automatic environment setup
- replay crash cases!

```
$ pwd
crash arinc/git/run/target
$ 1s -1
-rw-rw-r-- 1 stf stf 617 Apr 3 00:25 Makefile
-rw----- 1 stf stf 3.3K Apr 2 23:58 README
-rw-rw-r-- 1 stf stf 1.3K Apr 3 17:16 TODO
lrwxrwxrwx 1 stf stf 22 Apr 2 21:23 afl-git -> ....
drwxrwxr-x 2 stf stf 4.0K Apr 2 22:08 binaries/
drwxrwxr-x 2 stf stf 4.0K Apr 2 17:46 config/
drwxrwxr-x 2 stf stf 4.0K Apr 2 23:43 gdb/
drwxrwxr-x 2 stf stf 4.0K Apr 2 14:46 input/
drwxrwxr-x 2 stf stf 4.0K Apr 2 23:26 mem ranges/
drwxrwxr-x 3 stf stf 4.0K Apr 2 14:48 output/
lrwxrwxrwx 1 stf stf 17 Apr 2 21:23 qemu-git -> ....
drwxrwxr-x 3 stf stf 4.0K Jun 16 11:21 scripts/
```

```
$ 1s -1 mem ranges/
-rw-rw-r-- 1 stf stf
                          149 Mar 13 2020 Makefile
-rw-rw-r-- 1 stf stf
                         2773 Apr 2 23:25 README
lruyruyruy 1 etf etf
                           22 Apr 2 10:41 active.bitmap -> trace.bitmap
-rwxrwxr-x 1 stf stf
                        17592 Apr 2 10:22 bitmap
-rw-rw-r-- 1 stf stf
                         5031 Apr 2 10:22 bitmap.c
-rw-rw-r-- 1 stf stf
                         168 Apr 1 10:05 manual.mmap.sorted.bitmap
-rwxrwxr-x 1 stf stf
                         3419 Apr 1 17:37 mmranges.pv
                      4169752 Apr 1 17:40 trace.bitmap
-rw-rw-r-- 1 stf stf
-rwxrwxr-x 1 stf stf
                        16752 Mar 16 2020 unlink bitmap
$ ls -1 scripts/
total 36
-rwxrwxr-x 1 stf stf 293 Dec 11 23:05 afl.sh
-rwx--x-x 1 stf stf 625 Dec 11 18:25 afl tmux.sh
-ru----- 1 stf stf 825 Dec 10 15:08 check
-rwxrwxr-x 1 stf stf 278 Dec 11 18:25 cleanup.sh
-rwxrwxr-x 1 stf stf 126 Dec 11 18:36 config.sh
-rwxrwxr-x 1 stf stf 3311 Jan 15 14:14 env.sh
-rwxrwxr-x 1 stf stf 140 Dec 11 21:05 gdb.sh
-rwxrwxr-x 1 stf stf 523 Jan 11 12:21 replay.sh
```

-rwxrwxr-x 1 stf stf 116 Jan 5 15:07 run sh

Results

- discovered vulnerabilities into proprietary OS
 - time and space partitioning properties
 - safety critical
- filter bitmap trapped illegal mem access done by kernel
- exploitability analysis thanks to replay-mode

```
> make replay
> FILE=$(find crashes dir | shuf | head -n 1)
> ./scripts/replay.sh $FILE
```

```
afl-ppc: -- START TEST CASE --
x06x01x04xffxffxffxffx20
\x00\x00\x00\x00\x00\x00\x00\x00\x00
\x00\x01\x00\x00\x00\x0c\xeb\x80
afl-ppc: -- END TEST CASE --
afl-ppc: syscall [6|1|4]
afl-ppc: -- START PART STACK ARGS --
\xff\xff\xff\xff\xff\x20\x00\x00\x00
\x00\x00\x0c\xeb\x80
afl-ppc: -- END PART STACK ARGS --
afl-ppc: vm exec end @ 0x005c01f2 (4)
afl-ppc: <-- resume vm (new test case)
afl-ppc: vm state running
io writex: @ 0x0054d428 flags:3 sz:4
          H 0x00000000000000004
          G 0x00000000000000004
          afl-ppc: vm state guest-panicked
afl-ppc: --> vm abort() !
```

Conclusion

AIRBUS Evolutions conclusion

Short-term

- deep dive into TCG raised lot of ideas
- GUSTAVE behavior as a QEMU fork, not a specific board
- goal is to support all available architectures
- still need Syscall ABI translation

Optimizations

- keep TCG cache for kernel code
- snapshot subsystem (restore minimal)
- use host CPU features (ie. Intel PT)

- think about code coverage ratio (very low) ?
- what could be done smarter than fuzzing ?
- how to be less restrictive on memory interception ?
- setup ideal/attack prone target firmware environment
- Gustave is flexible, can interfact with other tools
 - redqueen, input-to-state correspondence https://github.com/RUB-SysSec/redqueen
 - syzkaller, type inference https://github.com/google/syzkaller
 - honggfuzz, trendy https://google.github.io/honggfuzz