TPS255xx Precision Adjustable Current-Limited Power-Distribution Switches

1 Features

- Up to 1.5A maximum load current
- ±6% current-limit accuracy at 1.7A (Typical)
- Meets USB current-limiting requirements
- Backwards compatible with TPS2550 and TPS2551
- Adjustable Current Limit: 75mA to 1700mA (Typical)
- Constant-current (TPS255x) and latch-off (TPS255x-1) versions
- Fast overcurrent response - 2µs (Typical)
- 85mΩ high-side MOSFET (DBV package)
- 100mΩ high-side MOSFET (DRV package)
- Reverse input-output voltage protection
- Operating range: 2.5V to 6.5V
- Built-in soft start
- TPS25530-1 additional features:
  - Quick Output Discharge (QOD)
  - 2.5A continuous current in DRV package
  - ±6% current-limit accuracy at 2.64A (Typical)
- 15kV ESD protection per IEC 61000-4-2 (with external capacitance)
- Safety-related certifications:
  - UL listed – File No. E169910
  - NEMKO IEC60950-1-am1 ed2.0
- See the Load switches portfolio

2 Applications

- USB ports and hubs
- Digital TVs
- Set-top boxes
- VOIP phones

3 Description

The TPS255x and TPS255x-1 power-distribution switches are intended for applications where precision current limiting is required or heavy capacitive loads and short circuits are encountered and provide up to 1.5A of continuous load current. These devices offer a programmable current-limit threshold from 75mA to 1.7A (typical) through an external resistor. Current-limit accuracy as tight as ±6% can be achieved at the higher current-limit settings. The power-switch rise and fall times are controlled to minimize current surges during turnon and turnoff.


TPS255x devices limit the output current to a safe level by using a constant-current mode when the output load exceeds the current-limit threshold. TPS255x-1 devices provide circuit breaker functionality by latching off the power switch during overcurrent or reverse-voltage situations. An internal reverse-voltage comparator disables the power-switch when the output voltage is driven higher than the input to protect devices on the input side of the switch. The $\overline{\text{FAULT}}$ output asserts low during overcurrent and reverse-voltage conditions.

The TPS25530-1 devices have an integrated quick output discharge path when the switch is turned off, pulling the output down to ground. The current limit range is also extended to 2.64A (typical) with the 10kΩ ILIM setting for this device.

Package Information

PART NUMBER	PACKAGE(1)	PACKAGE SIZE(2)
TPS2552	SOT-23 (6)	2.90mm × 1.60mm
	WSON (6)	2.00mm × 2.00mm
TPS2553	SOT-23 (6)	2.90mm × 1.60mm
	WSON (6)	2.00mm × 2.00mm

(1) For all available packages, see the orderable addendum at the end of the datasheet
(2) The package size (length × width) is a nominal value and includes pins, where applicable



Typical Application

Table of Contents

1 Features....1
2 Applications....1
3 Description....1
4 Device Comparison Table....3
5 Pin Configuration and Functions....4
6 Specifications....5
6.1 Absolute Maximum Ratings....5
6.2 ESD Ratings....5
6.3 Recommended Operating Conditions....5
6.4 Thermal Information....6
6.5 Electrical Characteristics....6
6.6 Typical Characteristics....8
7 Parameter Measurement Information....12
8 Detailed Description....14
8.1 Overview....14
8.2 Functional Block Diagram....14
8.3 Feature Description....14
8.4 Device Functional Modes....16
8.5 Programming....16
9 Application and Implementation....18
9.1 Application Information....18
9.2 Typical Applications....18
9.3 Power Supply Recommendations....24
9.4 Layout....25
10 Device and Documentation Support....27
10.1 Device Support....27
10.2 Receiving Notification of Documentation Updates....27
10.3 Support Resources....27
10.4 Trademarks....27
10.5 Electrostatic Discharge Caution....27
10.6 Glossary....27
11 Revision History....27
12 Mechanical, Packaging, and Orderable Information....28


Copyright © 2026 Texas Instruments Incorporated

4 Device Comparison Table


Table 4-1. TPS255xx Device Comparison

Device	Enable	Overcurrent Fault Response	Quick Output Discharge (QOD)	Product Safety Certifications		
				Certified R_{ILIM} Range	UL Certifications (Issuance Year)	Eurofins MET Certifications (Issuance Year)
TPS2552DxVx	Active low	Auto retry	No	20kΩ to 210kΩ	UL Recognized UL 2367 Reference: E169910-20090213 CB Certified IEC 62368-1	CB Certified (2023) IEC 62368-1:2018 Reference: US-2406-MET EN 124880M0A0
TPS2552DxVx-1	Active low	Latch off	No			
TPS2553DxVx	Active high	Auto retry	No			
TPS2553DxVx-1	Active high	Latch off	No			
TPS25530DxVx-1 (1)	Active high	Latch off	Yes	10kΩ to 210kΩ		N/A

(1) Product safety certifications for TPS25530DxVx-1 are pending.




5 Pin Configuration and Functions



EN = Active Low for the TPS2552
EN = Active High for the TPS2553
Add –1 to part number for latch-off version
Add 0 to part number for QOD version

Figure 5-1. TPS255x DBV Package 6-Pin SOT-23 Top View



EN = Active Low for the TPS2552
EN = Active High for the TPS2553
Add –1 to part number for latch-off version
Add 0 to part number for QOD version

Figure 5-2. TPS255x DRV Package 6-Pin WSON Top View

Table 5-1. Pin Functions

PIN					TYPE[1]	DESCRIPTION
NAME	TPS2552		TPS2553			
	SOT-23	WSON	SOT-23	WSON		
$\overline{EN}$	3	4	—	—	I	Enable input, logic low turns on power switch
EN	—	—	3	4	I	Enable input, logic high turns on power switch
$\overline{FAULT}$	4	3	4	3	O	Active-low open-drain output, asserted during overcurrent, overtemperature, or reverse-voltage conditions.
GND	2	5	2	5	—	Ground connection; connect externally to PowerPAD™
ILIM	5	2	5	2	O	External resistor used to set current-limit threshold; recommended 15kΩ ≤ R_{ILIM} ≤ 232kΩ. TPS25530-1: 10kΩ ≤ R_{ILIM} ≤ 232kΩ.
IN	1	6	1	6	I	Input voltage; connect a 0.1µF or greater ceramic capacitor from IN to GND as close to the IC as possible.
OUT	6	1	6	1	O	Power-switch output
PowerPAD	—	PAD	—	PAD	—	Internally connected to GND; used to heat-sink the part to the circuit board traces. Connect PowerPAD to GND pin externally.

(1) I = input, O = output

Add –1 for Latch-Off version

Add 0 to part number for QOD version

Copyright © 2026 Texas Instruments Incorporated

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)(2)

		MIN	MAX	UNIT
	Voltage range on IN, OUT, EN or $\overline{EN}$, ILIM, $\overline{FAULT}$	–0.3	7	V
	Voltage range from IN to OUT	–7	7	V
I_O	Continuous output current	Internally Limited		
	Continuous total power dissipation	See the *Thermal Information*		
	Continuous $\overline{FAULT}$ sink current	0	25	mA
	ILIM source current	0	1	mA
T_J	Maximum junction temperature	–40	150	°C
T_{stg}	Storage temperature	–65	150	°C

(1) Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. *Absolute Maximum Ratings* do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If used outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings*, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
(2) Voltages are referenced to GND unless otherwise noted.

6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001(1)	±2000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101(2)	±500	
		IEC 61000-4-2 contact discharge(3)	±8000	
		IEC 61000-4-2 air-gap discharge(3)	±15000	

(1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.
(3) Surges per EN61000-4-2. 1999 applied to output terminals of EVM. These are passing test levels, not failure threshold.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V_{IN}	Input voltage, IN		2.5		6.5	V
V_{EN}	Enable voltage	TPS2552/52-1	0		6.5	V
V_{EN}	Enable voltage	TPS2553/53-1	0		6.5	V
V_{IH}	High-level input voltage on EN or $\overline{EN}$		1.1			V
V_{IL}	Low-level input voltage on EN or $\overline{EN}$				0.66	
I_{OUT}	Continuous output current, OUT	-40°C ≤ T_J ≤ 125°C			1.2	A
I_{OUT}		-40°C ≤ T_J ≤ 105°C			1.5	A
I_{OUT}		TPS25530-1 (DRV), -40°C ≤ T_J ≤ 105°C			2.5	A
R_{ILIM}	Current-limit threshold resistor range (nominal 1%) from ILIM to GND		15		232	kΩ
R_{ILIM}	Current-limit threshold	TPS25530-1	10		232	kΩ
I_O	Continuous $\overline{FAULT}$ sink current		0		10	mA
	Input de-coupling capacitance, IN to GND		0.1			µF

Copyright © 2026 Texas Instruments Incorporated

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
T_J	Operating virtual junction temperature(1)	I_{OUT} ≤ 1.2A	-40		125	°C
		I_{OUT} ≤ 1.5A	-40		105	
		I_{OUT} ≤ 2.5A, TPS25530-1 (DRV)	-40		105	

(1) See Section 9.3.3 for details on how to calculate maximum junction temperature for specific applications and packages.

6.4 Thermal Information

THERMAL METRIC(1)		TPS2552		TPS2553		UNIT
		DBV (SOT-23)	DRV (WSON)	DBV (SOT-23)	DRV (WSON)	
		6 PINS	6 PINS	6 PINS	6 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	182.6	72	182.6	72	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	122.2	85.3	122.2	85.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	29.4	41.3	29.4	41.3	°C/W
ψ_{JT}	Junction-to-top characterization parameter	20.8	1.7	20.8	1.7	°C/W
ψ_{JB}	Junction-to-board characterization parameter	28.9	41.7	28.9	41.7	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	—	11.1	—	11.1	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application note.

6.5 Electrical Characteristics

over recommended operating conditions, V_{EN} = 0V, or V_{EN} = V_{IN}, R_{FAULT} = 10kΩ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
POWER SWITCH							
rDS(on)	Static drain-source on-state resistance	DBV package, T_J = 25°C			85	95	mΩ
		DBV package, –40°C ≤ T_J ≤125°C				135	mΩ
		DRV package, T_J = 25°C			100	115	mΩ
		DRV package, –40°C ≤ T_J ≤105°C				140	mΩ
		DRV package, –40°C ≤ T_J ≤125°C				150	mΩ
t_r	Rise time, output	C_L = 1µF, R_L = 100Ω, (see Figure 7-2)	V_{IN} = 6.5V		1.1	1.5	ms
			V_{IN} = 2.5V		0.7	1	ms
t_f	Fall time, output	C_L = 1µF, R_L = 100Ω, (see Figure 7-2)	V_{IN} = 6.5V	0.2		0.5	ms
			V_{IN} = 2.5V	0.2		0.5	ms
ENABLE INPUT EN OR EN							
	Enable pin turn on/off threshold			0.66		1.1	V
I_{EN}	Input current	V_{EN} = 0V or 6.5V, V_{EN} = 0V or 6.5V		-0.5		0.5	µA
t_{on}	Turnon time	C_L = 1µF, R_L = 100Ω, (see Figure 7-2)				3	ms
t_{off}	Turnoff time	C_L = 1µF, R_L = 100Ω, (see Figure 7-2)				3	ms
CURRENT LIMIT							

Copyright © 2026 Texas Instruments Incorporated

over recommended operating conditions, V_{EN} = 0V, or V_{EN} = V_{IN}, R_{FAULT} = 10kΩ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
I_{OS}	Current-limit threshold (Maximum DC output current I_{OUT} delivered to load) and Short-circuit current, OUT connected to GND	R_{ILIM} = 10kΩ, TPS25530-1	–40°C ≤ T_J ≤ 125°C	2510	2640	2800	mA
		R_{ILIM} = 15kΩ, –40°C ≤ T_J ≤105°C		1610	1700	1800	
		R_{ILIM} = 20kΩ	T_J = 25°C	1215	1295	1375	
			–40°C ≤ T_J ≤ 125°C	1200	1295	1375	
		R_{ILIM} = 49.9kΩ	T_J = 25°C	490	520	550	
			–40°C ≤ T_J ≤ 125°C	475	520	565	
		R_{ILIM} = 210kΩ		110	130	150	
		ILIM shorted to IN		50	75	100	
t_{IOS}	Response time to short circuit	V_{IN} = 5V (see Figure 7-3)			2		µs
REVERSE-VOLTAGE PROTECTION							
	Reverse-voltage comparator trip point (V_{OUT} – V_{IN})			95	135	190	mV
	Time from reverse-voltage condition to MOSFET turn off	V_{IN} = 5V		3	5	7	ms
SUPPLY CURRENT							
I_{IN_off}	Supply current, low-level output	V_{IN} = 6.5V, No load on OUT, V_{EN} = 6.5V or V_{EN} = 0V			0.1	1	µA
I_{IN_on}	Supply current, high-level output	V_{IN} = 6.5V, No load on OUT	R_{ILIM} = 10kΩ, TPS25530-1		140	170	µA
			R_{ILIM} = 20kΩ		120	150	µA
			R_{ILIM} = 210kΩ		100	130	µA
I_{REV}	Reverse leakage current	V_{OUT} = 6.5V, V_{IN} = 0V	T_J = 25°C		0.01	1	µA
UNDERVOLTAGE LOCKOUT							
UVLO	Low-level input voltage, IN	V_{IN} rising			2.35	2.45	V
	Hysteresis, IN	T_J = 25°C			25		mV
FAULT FLAG							
V_{OL}	Output low voltage, FAULT	$I_{/FAULT}$ = 1mA				180	mV
	Off-state leakage	$V_{/FAULT}$ = 6.5V				1	µA
	FAULT deglitch	FAULT assertion or de-assertion due to overcurrent condition		3	7.5	11	ms
		FAULT assertion or de-assertion due to reverse-voltage condition		2	4	7	ms
THERMAL SHUTDOWN							
	Thermal shutdown threshold			155			°C
	Thermal shutdown threshold in current-limit			135			°C
	Hysteresis				10		°C
QUICK OUTPUT DISCHARGE (OUT)							
R_{QOD}	Quick Output Discharge Resistance	V_{EN} = 0V, I_{OUT} = 1mA, T_J = 25°C	V_{IN} = 3.3V		33		Ω

Copyright © 2026 Texas Instruments Incorporated

6.6 Typical Characteristics




Figure 6-1. Turnon Delay and Rise Time




Figure 6-2. Turnoff Delay and Fall Time




Figure 6-3. Device Enabled into Short-Circuit




Figure 6-4. Full-Load to Short-Circuit Transient Response




Figure 6-5. Short-Circuit to Full-Load Recovery Response




Figure 6-6. No-Load to Short-Circuit Transient Response

Copyright © 2026 Texas Instruments Incorporated

6.6 Typical Characteristics (continued)




Figure 6-7. Short-Circuit to No-Load Recovery Response




Figure 6-8. No Load to 1Ω Transient Response




Figure 6-9. 1Ω to No Load Transient Response




Figure 6-10. Reverse-Voltage Protection Response




Figure 6-11. Reverse-Voltage Protection Recovery




Figure 6-12. UVLO – Undervoltage Lockout – V

Copyright © 2026 Texas Instruments Incorporated

6.6 Typical Characteristics (continued)




Figure 6-13. I_{IN} – Supply Current, Output Disabled – µA




Figure 6-14. I_{IN} – Supply Current, Output Enabled – µA




Figure 6-15. Current Limit Response – µs




Figure 6-16. MOSFET $r_{DS(on)}$ Vs. Junction Temperature




Figure 6-17. Switch Current Vs. Drain-Source Voltage Across Switch




Figure 6-18. Switch Current Vs. Drain-Source Voltage Across Switch

Copyright © 2026 Texas Instruments Incorporated

6.6 Typical Characteristics (continued)




Figure 6-19. QOD Resistance Vs. Input Voltage

7 Parameter Measurement Information




Figure 7-1. Typical Characteristics Reference Schematic




Figure 7-2. Test Circuit and Voltage Waveforms




Figure 7-3. Response Time to Short-Circuit Waveform

Copyright © 2026 Texas Instruments Incorporated




Figure 7-4. Output Voltage vs Current-Limit Threshold


8 Detailed Description

8.1 Overview

The TPS255x and TPS255x-1 are current-limited, power-distribution switches using N-channel MOSFETs for applications where short circuits or heavy capacitive loads are encountered and provide up to 1.5A of continuous load current. These devices allow the user to program the current-limit threshold from 75mA to 1.7A (typical) through an external resistor. Additional device shutdown features include overtemperature protection and reverse-voltage protection. The device incorporates an internal charge pump and gate drive circuitry necessary to drive the N-channel MOSFET. The charge pump supplies power to the driver circuit and provides the necessary voltage to pull the gate of the MOSFET above the source. The charge pump operates from input voltages as low as 2.5V and requires little supply current. The driver controls the gate voltage of the power switch. The driver incorporates circuitry that controls the rise and fall times of the output voltage. This is done to limit large current and voltage surges and provides built-in soft-start functionality. There are two device families that handle overcurrent situations differently. The TPS255x family enters constant-current mode while the TPS255x-1 family latches off when the load exceeds the current-limit threshold.

The TPS25530-1 devices have an integrated quick output discharge path when the switch is turned off, pulling the output down to ground. For these devices, the current limit range is also extended to 2.64A (typical) at the 10kΩ ILIM setting, with a maximum continuous current of 2.5A.

8.2 Functional Block Diagram



A. TPS255x parts enter constant current mode during current limit condition; TPS255x-1 parts latch off

B. TPS25530-1 is the only variant with quick output discharge.

8.3 Feature Description

8.3.1 Overcurrent Conditions

The TPS255x and TPS255x-1 respond to overcurrent conditions by limiting the output current to the I_{OS} levels shown in Figure 8-1. When an overcurrent condition is detected, the device maintains a constant output current and reduces the output voltage accordingly. Two possible overload conditions can occur.

The first condition is when a short circuit or partial short circuit is present when the device is powered-up or enabled. The output voltage is held near zero potential with respect to ground and the TPS255x ramps the output current to I_{OS}. The TPS255xdevices limits the current to I_{OS} until the overload condition is removed or the device begins to thermal cycle. The TPS255x-1 devices limit the current to I_{OS} until the overload condition is removed or the internal deglitch time (7.5ms typical) is reached and the device is turned off. The device remains off until power is cycled or the device enable is toggled.

Copyright © 2026 Texas Instruments Incorporated

The second condition is when a short circuit, partial short circuit, or transient overload occurs while the device is enabled and powered on. The device responds to the overcurrent condition within time t_{IOS} (see Figure 7-3). The current-sense amplifier is overdriven during this time and momentarily disables the internal current-limit MOSFET. The current-sense amplifier recovers and limits the output current to I_{OS}. Similar to the previous case, the TPS255x limits the current to I_{OS} until the overload condition is removed or the device begins to thermal cycle; the TPS255x-1 limits the current to I_{OS} until the overload condition is removed or the internal deglitch time is reached and the device is latched off.

The TPS255x thermal cycles if an overload condition is present long enough to activate thermal limiting in any of the above cases. The device turns off when the junction temperature exceeds 135°C (minimum) while in current limit. The device remains off until the junction temperature cools 10°C (typical) and then restarts. The TPS255x cycles on and off until the overload is removed (see Figure 6-5 and Figure 6-7).

8.3.2 Reverse-Voltage Protection

The reverse-voltage protection feature turns off the N-channel MOSFET whenever the output voltage exceeds the input voltage by 135mV (typical) for 4ms (typical). A reverse current of $(V_{OUT} – V_{IN})/r_{DS(on)}$ is present when this occurs. This prevents damage to devices on the input side of the TPS255x and TPS2552-1/TPS2553-1 by preventing significant current from sinking into the input capacitance. The TPS255x devices allow the N-channel MOSFET to turn on once the output voltage goes below the input voltage for the same 4ms deglitch time. The TPS255x-1 devices keep the device turned off even if the reverse-voltage condition is removed. The TPS255x-1 devices do not allow the N-channel MOSFET to turn on until power is cycled or the device enable is toggled. The reverse-voltage comparator also asserts the $\overline{\text{FAULT}}$ output (active-low) after 4ms.

8.3.3 $\overline{\text{FAULT}}$ Response

The $\overline{\text{FAULT}}$ open-drain output is asserted (active low) during an overcurrent, overtemperature, or reverse-voltage condition. The TPS255x asserts the $\overline{\text{FAULT}}$ signal until the fault condition is removed and the device resumes normal operation. The TPS255x-1 asserts the $\overline{\text{FAULT}}$ signal during a fault condition and remains asserted while the part is latched-off. The $\overline{\text{FAULT}}$ signal is de-asserted once device power is cycled or the enable is toggled and the device resumes normal operation. The TPS255x and TPS255x-1 are designed to eliminate false $\overline{\text{FAULT}}$ reporting by using an internal delay *de-glitch* circuit for overcurrent (7.5ms typical) and reverse-voltage (4ms typical) conditions without the need for external circuitry. This confirms that $\overline{\text{FAULT}}$ is not accidentally asserted due to normal operation such as starting into a heavy capacitive load. The deglitch circuitry delays entering and leaving fault conditions. Overtemperature conditions are not deglitched and assert the $\overline{\text{FAULT}}$ signal immediately.

8.3.4 Undervoltage Lockout (UVLO)

The undervoltage lockout (UVLO) circuit disables the power switch until the input voltage reaches the UVLO turnon threshold. Built-in hysteresis prevents unwanted on and off cycling due to input voltage drop from large current surges.

8.3.5 ENABLE ($\overline{\text{EN}}$ or EN)

The logic enable controls the power switch, bias for the charge pump, driver, and other circuits to reduce the supply current. The supply current is reduced to less than 1µA when a logic low is present on EN. A logic low input on $\overline{\text{EN}}$ or a logic high input on EN enables the driver, control circuits, and power switch. The enable input is compatible with both TTL and CMOS logic levels.

8.3.6 Thermal Sense

The TPS255x and TPS255x-1 have self-protection features using two independent thermal-sensing circuits that monitor the operating temperature of the power switch and disable operation if the temperature exceeds recommended operating conditions. The TPS255x device operates in constant-current mode during an overcurrent conditions, which increases the voltage drop across power-switch. The power dissipation in the package is proportional to the voltage drop across the power switch, which increases the junction temperature during an overcurrent condition. The first thermal sensor turns off the power switch when the die temperature

Copyright © 2026 Texas Instruments Incorporated

exceeds 135°C (minimum) and the part is in current limit. Hysteresis is built into the thermal sensor, and the switch turns on after the device has cooled approximately 10°C.

The TPS255x and TPS255x-1 also have a second ambient thermal sensor. The ambient thermal sensor turns off the power-switch when the die temperature exceeds 155°C (minimum) regardless of whether the power switch is in current limit and turns on the power switch after the device has cooled approximately 10°C. The TPS255xand TPS255x-1 families continue to cycle off and on until the fault is removed.

The open-drain fault reporting output $\overline{\text{FAULT}}$ is asserted (active low) immediately during an overtemperature shutdown condition.

8.3.7 Quick Output Discharge

The TPS25530-1 integrates Quick Output Discharge (QOD). When the main power switch is turned off because EN is pulled low (VEN < VIL), VIN falls below the undervoltage lockout (UVLO) threshold, thermal shutdown occurs, an overcurrent condition persists longer than the overcurrent deglitch time (7.5ms typical), or a reverse-voltage condition persists longer than the reverse-voltage deglitch time (4ms typical), an internal discharge FET connects OUT to GND. The discharge FET has a typical on-resistance of 33Ω (VIN = 3.3V) and prevents the output from floating while the switch is disabled.

8.4 Device Functional Modes

There are no other functional modes.

8.5 Programming

8.5.1 Programming the Current-Limit Threshold

The overcurrent threshold is user programmable through an external resistor. The TPS255x and TPS255x-1 use an internal regulation loop to provide a regulated voltage on the ILIM pin. The current-limit threshold is proportional to the current sourced out of ILIM. The recommended 1% resistor range for R_{ILIM} is from 15kΩ ≤ R_{ILIM} ≤ 232kΩ to confirm stability of the internal regulation loop. TPS25530-1 supports a resistor range of 10kΩ ≤ R_{ILIM} ≤ 232kΩ. Many applications require that the minimum current limit is above a certain current level or that the maximum current limit is below a certain current level, so it is important to consider the tolerance of the overcurrent threshold when selecting a value for R_{ILIM}. The following equations and Figure 8-1 can be used to calculate the resulting overcurrent threshold for a given external resistor value (R_{ILIM}). Figure 8-1 includes current-limit tolerance due to variations caused by temperature and process. However, the equations do not account for tolerance due to external resistor variation, so it is important to account for this tolerance when selecting R_{ILIM}. The traces routing the R_{ILIM} resistor to the TPS255x and TPS255x-1 must be as short as possible to reduce parasitic effects on the current-limit accuracy.

R_{ILIM} can be selected to provide a current-limit threshold that occurs 1) above a minimum load current or 2) below a maximum load current.

To design above a minimum current-limit threshold, find the intersection of R_{ILIM} and the maximum desired load current on the $I_{OS(min)}$ curve and select a value of R_{ILIM} below this value. Programming the current limit above a minimum threshold is important to confirm start-up into full load or heavy capacitive loads. The resulting maximum current-limit threshold is the intersection of the selected value of R_{ILIM} and the $I_{OS(max)}$ curve.

To design below a maximum current-limit threshold, find the intersection of R_{ILIM} and the maximum desired load current on the $I_{OS(max)}$ curve and select a value of R_{ILIM} above this value. Programming the current limit below a maximum threshold is important to avoid current limiting upstream power supplies, causing the input voltage bus to droop. The resulting minimum current-limit threshold is the intersection of the selected value of R_{ILIM} and the $I_{OS(min)}$ curve.

Current-limit threshold equations (I_{OS}):

$$I_{OSmax}(mA) = \frac{22980V}{R_{ILIM}{}^{0.94}{}_{k\Omega}} \quad (1)$$

Copyright © 2026 Texas Instruments Incorporated

$$I_{OSnom}(mA) = \frac{23950V}{R_{ILIM}^{0.977}{}_{k\Omega}} \quad (2)$$

$$I_{OSmin}(mA) = \frac{25230V}{R_{ILIM}^{1.016}{}_{k\Omega}} \quad (3)$$

where

- 15kΩ ≤ R_{ILIM} ≤ 232kΩ

While the maximum recommended value of RILIM is 232kΩ, there is one additional configuration that allows for a lower current-limit threshold. The ILIM pin can connect directly to IN to provide a 75mA (typical) current-limit threshold. Additional low-ESR ceramic capacitance can be necessary from IN to GND in this configuration to prevent unwanted noise from coupling into the sensitive ILIM circuitry. The equations above the graph below do not consider the exclusive 10kΩ setting in the TPS25530-1. Use the electrical characteristic parameters for 10kΩ when designing with TPS25530-1.




Figure 8-1. Current-Limit Threshold vs R_{ILIM}

9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

9.1.1 Constant-Current vs Latch-Off Operation and Impact on Output Voltage

Both the constant-current devices (TPS255x) and latch-off devices (TPS255x-1) operate identically during normal operation, that is, the load current is less than the current-limit threshold and the devices are not limiting current. During normal operation the N-channel MOSFET is fully enhanced, and:

$$V_{OUT} = V_{IN} - \left[I_{OUT} \times r_{DS(on)}\right] \quad (4)$$

The voltage drop across the MOSFET is relatively small compared to V_{IN}, and $V_{OUT} \approx V_{IN}$.

Both the constant-current devices (TPS255x) and latch-off devices (TPS255x-1) operate identically during the initial onset of an overcurrent event. Both devices limit current to the programmed current-limit threshold set to R_{ILIM} by operating the N-channel MOSFET in the linear mode During current-limit operation, the N-channel MOSFET is no longer fully-enhanced and the resistance of the device increases. This allows the device to effectively regulate the current to the current-limit threshold. The effect of increasing the resistance of the MOSFET is that the voltage drop across the device is no longer negligible ($V_{IN} \neq V_{OUT}$), and V_{OUT} decreases. The amount that V_{OUT} decreases is proportional to the magnitude of the overload condition. The expected V_{OUT} can be calculated by,

$$I_{OS} \times R_{LOAD} \quad (5)$$

where

- I_{OS} is the current-limit threshold
- R_{LOAD} is the magnitude of the overload condition

For example, if I_{OS} is programmed to 1A and a 1Ω overload condition is applied, the resulting V_{OUT} is 1V.

While both the constant-current devices (TPS255x) and latch-off devices (TPS255x-1) operate identically during the initial onset of an overcurrent event, the devices behave differently if the overcurrent event lasts longer than the internal delay *de-glitch* circuit (7.5ms typical). The constant-current devices (TPS255x) assert the $\overline{\text{FAULT}}$ flag after the deglitch period and continue to regulate the current to the current-limit threshold indefinitely. In practical circuits, the power dissipation in the package increases the die temperature above the overtemperature shutdown threshold (135°C minimum), and the device turns off until the die temperature decreases by the hysteresis of the thermal shutdown circuit (10°C typical). The device turns on and continues to thermal cycle until the overload condition is removed. The constant-current devices resume normal operation once the overload condition is removed. The latch-off devices (TPS255x-1) assert the $\overline{\text{FAULT}}$ flag after the deglitch period and immediately turn off the device. The device remains off regardless of whether the overload condition is removed from the output. The latch-off devices remain off and do not resume normal operation until the surrounding system either toggles the enable or cycles power to the device.

9.2 Typical Applications

9.2.1 Two-Level Current-Limit Circuit

Some applications require different current-limit thresholds depending on external system conditions. Figure 9-1 shows an implementation for an externally controlled, two-level current-limit circuit. The current-limit threshold is set by the total resistance from ILIM to GND (see the *Programming the Current-Limit Threshold* section). A

Copyright © 2026 Texas Instruments Incorporated

logic-level input enables or disables MOSFET Q1 and changes the current-limit threshold by modifying the total resistance from ILIM to GND. Additional MOSFET and resistor combinations can be used in parallel to Q1/R2 to increase the number of additional current-limit levels.

Note

ILIM must never be driven directly with an external signal.




Figure 9-1. Two-Level Current-Limit Circuit

9.2.1.1 Design Requirements

For this example, use the parameters shown in Table 9-1.

Table 9-1. Design Requirements

PARAMETER	VALUE
Input voltage	5V
Output voltage	5V
Above a minimum current limit	1000mA
Below a maximum current limit	500mA

9.2.1.2 Detailed Design Procedures

9.2.1.2.1 Designing Above a Minimum Current Limit

Some applications require that current limiting cannot occur below a certain threshold. For this example, assume that 1A must be delivered to the load so that the minimum desired current-limit threshold is 1000mA. Use the I_{OS} equations and Figure 8-1 to select R_{ILIM}.

$$
\begin{aligned}
&I_{OSmin}(mA) = 1000mA \\
&I_{OSmin}(mA) = \frac{25230V}{R_{ILIM}^{1.016}k\Omega} \\
&R_{ILIM}(k\Omega) = \left(\frac{25230V}{I_{OSmin}mA}\right)^{\frac{1}{1.016}} \\
&R_{ILIM}(k\Omega) = 24k\Omega
\end{aligned}
\tag{6}
$$

Select the closest 1% resistor less than the calculated value: R_{ILIM} = 23.7kΩ. This sets the minimum current-limit threshold at 1A. Use the I_{OS} equations, Figure 8-1, and the previously calculated value for R_{ILIM} to calculate the maximum resulting current-limit threshold.

Copyright © 2026 Texas Instruments Incorporated

$$R_{ILIM}(k\Omega) = 23.7k\Omega$$
$$I_{OSmax}(mA) = \frac{22980V}{R_{ILIM}^{0.94}{}_{k\Omega}}$$
$$I_{OSmax}(mA) = \frac{22980V}{23.7^{0.94}{}_{k\Omega}}$$
$$I_{OSmax}(mA) = 1172.4mA \quad (7)$$

The resulting maximum current-limit threshold is 1172.4mA with a 23.7kΩ resistor.

9.2.1.2.2 Designing Below a Maximum Current Limit

Some applications require that current limiting must occur below a certain threshold. For this example, assume that the desired upper current-limit threshold must be below 500mA to protect an up-stream power supply. Use the I_{OS} equations and Figure 8-1 to select R_{ILIM}.

$$I_{OSmax}(mA) = 500mA$$
$$I_{OSmax}(mA) = \frac{22980V}{R_{ILIM}^{0.94}{}_{k\Omega}}$$
$$R_{ILIM}(k\Omega) = \left(\frac{22980V}{I_{OSmax}{}_{mA}}\right)^{\frac{1}{0.94}}$$
$$R_{ILIM}(k\Omega) = 58.7k\Omega \quad (8)$$

Select the closest 1% resistor greater than the calculated value: R_{ILIM} = 59kΩ. This sets the maximum current-limit threshold at 500mA. Use the I_{OS} equations, Figure 8-1, and the previously calculated value for R_{ILIM} to calculate the minimum resulting current-limit threshold.

$$R_{ILIM}(k\Omega) = 59k\Omega$$
$$I_{OSmin}(mA) = \frac{25230V}{R_{ILIM}^{1.016}{}_{k\Omega}}$$
$$I_{OSmin}(mA) = \frac{25230V}{59^{1.016}{}_{k\Omega}}$$
$$I_{OSmin}(mA) = 400.6mA \quad (9)$$

The resulting minimum current-limit threshold is 400.6mA with a 59kΩ resistor.

9.2.1.2.3 Accounting for Resistor Tolerance

The previous sections described the selection of R_{ILIM} given certain application requirements and the importance of understanding the current-limit threshold tolerance. The analysis focused only on the TPS255x and TPS255x-1 performance and assumed an exact resistor value. However, resistors sold in quantity are not exact and are bounded by an upper and lower tolerance centered around a nominal resistance. The additional R_{ILIM} resistance tolerance directly affects the current-limit threshold accuracy at a system level. The following table shows a process that accounts for worst-case resistor tolerance assuming 1% resistor values. Step one follows the selection process outlined in the application examples above. Step two determines the upper and lower resistance bounds of the selected resistor. Step three uses the upper and lower resistor bounds in the I_{OS} equations to calculate the threshold limits. It is important to use tighter tolerance resistors, for example, 0.5% or 0.1%, when precision current limiting is desired.

Table 9-2. Common R_{ILIM} Resistor Selections

DESIRED NOMINAL CURRENT LIMIT (mA)	IDEAL RESISTOR (kΩ)	CLOSEST 1% RESISTOR (kΩ)	RESISTOR TOLERANCE		ACTUAL LIMITS		
			1% LOW (kΩ)	1% HIGH (kΩ)	IOS MIN (mA)	IOS NOM (mA)	IOS MAX (mA)
75	SHORT ILIM to IN				50.0	75.0	100.0
120	226.1	226	223.7	228.3	101.3	120.0	142.1

Copyright © 2026 Texas Instruments Incorporated

Table 9-2. Common R_{ILIM} Resistor Selections (continued)

DESIRED NOMINAL CURRENT LIMIT (mA)	IDEAL RESISTOR (kΩ)	CLOSEST 1% RESISTOR (kΩ)	RESISTOR TOLERANCE		ACTUAL LIMITS		
			1% LOW (kΩ)	1% HIGH (kΩ)	IOS MIN (mA)	IOS NOM (mA)	IOS MAX (mA)
200	134.0	133	131.7	134.3	173.7	201.5	233.9
300	88.5	88.7	87.8	89.6	262.1	299.4	342.3
400	65.9	66.5	65.8	67.2	351.2	396.7	448.7
500	52.5	52.3	51.8	52.8	448.3	501.6	562.4
600	43.5	43.2	42.8	43.6	544.3	604.6	673.1
700	37.2	37.4	37.0	37.8	630.2	696.0	770.8
800	32.4	32.4	32.1	32.7	729.1	800.8	882.1
900	28.7	28.7	28.4	29.0	824.7	901.5	988.7
1000	25.8	26.1	25.8	26.4	908.3	989.1	1081.0
1100	23.4	23.2	23.0	23.4	1023.7	1109.7	1207.5
1200	21.4	21.5	21.3	21.7	1106.0	1195.4	1297.1
1300	19.7	19.6	19.4	19.8	1215.1	1308.5	1414.9
1400	18.3	18.2	18.0	18.4	1310.1	1406.7	1517.0
1500	17.0	16.9	16.7	17.1	1412.5	1512.4	1626.4
1600	16.0	15.8	15.6	16.0	1512.5	1615.2	1732.7
1700	15.0	15.0	14.9	15.2	1594.5	1699.3	1819.4

9.2.1.2.4 Input and Output Capacitance

Input and output capacitance improves the performance of the device; optimize the actual capacitance for the particular application. For all applications, TI recommends placing a 0.1µF or greater ceramic bypass capacitor between IN and GND as close to the device as possible for local noise de-coupling. This precaution reduces ringing on the input due to power-supply transients. Additional input capacitance can be needed on the input to reduce voltage overshoot from exceeding the absolute maximum voltage of the device during heavy transient conditions. This is especially important during bench testing when long, inductive cables are used to connect the evaluation board to the bench power-supply.

TI recommends placing a high-value electrolytic capacitor on the output pin when large transient currents are expected on the output.

9.2.1.3 Application Curves




Figure 9-2. Turnon Delay and Rise Time




Figure 9-3. Reverse-Voltage Protection Recovery

Copyright © 2026 Texas Instruments Incorporated

9.2.2 Auto-Retry Functionality

Some applications require that an overcurrent condition disables the part momentarily during a fault condition and re-enables after a preset time. This *auto-retry* functionality can be implemented with an external resistor and capacitor. During a fault condition, $\overline{\text{FAULT}}$ pulls low disabling the part. The part is disabled when EN is pulled low, and $\overline{\text{FAULT}}$ goes high impedance, allowing C_{RETRY} to begin charging. The part re-enables when the voltage on EN reaches the turnon threshold, and the auto-retry time is determined by the resistor-capacitor time constant. The device continues to cycle in this manner until the fault condition is removed.




Figure 9-4. Auto-Retry Functionality

Some applications require auto-retry functionality and the ability to enable or disable with an external logic signal. Figure 9-5 shows how an external logic signal can drive EN through R_{FAULT} and maintain auto-retry functionality. The resistor-capacitor time constant determines the auto-retry time-out period.




Figure 9-5. Auto-Retry Functionality With External EN Signal

9.2.2.1 Design Requirements

For this example, use the parameters shown in Table 9-3.

Table 9-3. Design Requirements

PARAMETER	VALUE
Input voltage	5V
Output voltage	5V
Current	1200mA

Copyright © 2026 Texas Instruments Incorporated

9.2.2.2 Detailed Design Procedure

Refer to *Programming the Current-Limit Threshold* section for the current limit setting. For auto-retry functionality, once $\overline{\text{FAULT}}$ asserted, EN is pulled low, TPS2553 is disabled, $\overline{\text{FAULT}}$ de-asserted, C_{RETRY} is slowly charged to EN logic high through R_{FAULT}, then enable, after deglitch time, $\overline{\text{FAULT}}$ asserted again. In the event of an overload, TPS2553 cycles and has output average current. ON-time with output current is decided by $\overline{\text{FAULT}}$ deglitch time. OFF-time without output current is decided by $R_{FAULT} \times C_{RETRY}$ constant time to EN logic high and t_{on} time. Therefore, set the $R_{FAULT} \times C_{RETRY}$ to get the desired output average current during overload.

9.2.3 Typical Application as USB Power Switch




Figure 9-6. Typical Application as USB Power Switch

9.2.3.1 Design Requirements

For this example, use the parameters shown in Table 9-4.

Table 9-4. Design Requirements

PARAMETER	VALUE
Input voltage	5V
Output voltage	5V
Current	1200mA

9.2.3.1.1 USB Power-Distribution Requirements

USB can be implemented in several ways regardless of the type of USB device being developed. Several power-distribution features must be implemented.

- SPHs must:
  - Current limit downstream ports
  - Report overcurrent conditions
- BPHs must:
  - Enable or disable power to downstream ports
  - Power up at <100mA
  - Limit inrush current (<44Ω and 10µF)
- Functions must:
  - Limit inrush currents
  - Power up at <100mA

The feature set of the TPS255xand TPS255x-1 meets each of these requirements. The integrated current limiting and overcurrent reporting is required by self-powered hubs. The logic-level enable and controlled rise times meet the need of both input and output ports on bus-powered hubs and the input ports for bus-powered functions.

Copyright © 2026 Texas Instruments Incorporated

9.2.3.2 Detailed Design Procedure

9.2.3.2.1 Universal Serial Bus (USB) Power-Distribution Requirements

One application for this device is for current limiting in universal serial bus (USB) applications. The original USB interface was a 12Mbps or 1.5Mbps, multiplexed serial bus designed for low-to-medium bandwidth PC peripherals (for example, keyboards, printers, scanners, and mice). As the demand for more bandwidth increased, the USB 2.0 standard was introduced increasing the maximum data rate to 480Mbps. The four-wire USB interface is conceived for dynamic attach-detach (hot plug-unplug) of peripherals. Two lines are provided for differential data, and two lines are provided for 5V power distribution.

USB data is a 3.3V level signal, but power is distributed at 5V to allow for voltage drops in cases where power is distributed through more than one hub across long cables. Each function must provide its own regulated 3.3V from the 5V input or its own internal power supply. The USB specification classifies two different classes of devices depending on its maximum current draw. A device classified as low-power can draw up to 100mA as defined by the standard. A device classified as high-power can draw up to 500mA. It is important that the minimum current-limit threshold of the current-limiting power-switch exceed the maximum current-limit draw of the intended application. The latest USB standard must always be referenced when considering the current-limit threshold

The USB specification defines two types of devices as hubs and functions. A USB hub is a device that contains multiple ports for different USB devices to connect and can be self-powered (SPH) or bus-powered (BPH). A function is a USB device that can transmit or receive data or control information over the bus. A USB function can be embedded in a USB hub. A USB function can be one of three types included in the list below.

- Low-power, bus-powered function
- High-power, bus-powered function
- Self-powered function

SPHs and BPHs distribute data and power to downstream functions. The TPS255x has higher current capability than required for one USB port allowing it to power multiple downstream ports.

9.3 Power Supply Recommendations

9.3.1 Self-Powered and Bus-Powered Hubs

A SPH has a local power supply that powers embedded functions and downstream ports. This power supply must provide from 4.75V to 5.25V to downstream facing devices under full-load and no-load conditions. SPHs are required to have current-limit protection and must report overcurrent conditions to the USB controller. Typical SPHs are desktop PCs, monitors, printers, and stand-alone hubs.

A BPH obtains all power from an upstream port and often contains an embedded function. It must power up with less than 100mA. The BPH usually has one embedded function, and power is always available to the controller of the hub. If the embedded function and hub require more than 100mA on power up, keep the power to the embedded function off until enumeration is completed. This can be accomplished by removing power or by shutting off the clock to the embedded function. Power-switching the embedded function is not necessary if the aggregate power draw for the function and controller is less than 100mA. The total current drawn by the bus-powered device is the sum of the current to the controller, the embedded function, and the downstream ports. The total current is limited to 500mA from an upstream port.

9.3.2 Low-Power Bus-Powered and High-Power Bus-Powered Functions

Both low-power and high-power bus-powered functions obtain all power from upstream ports. Low-power functions always draw less than 100mA. High-power functions must draw less than 100mA at power up and can draw up to 500mA after enumeration. If the load of the function is more than the parallel combination of 44Ω and 10µF at power up, the device must implement inrush current limiting.

9.3.3 Power Dissipation and Junction Temperature

The low ON-resistance of the N-channel MOSFET allows small surface-mount packages to pass large currents. It is good design practice to estimate power dissipation and junction temperature. The below analysis gives an approximation for calculating junction temperature based on the power dissipation in the package. However, it

Copyright © 2026 Texas Instruments Incorporated

is important to note that thermal analysis is strongly dependent on additional system-level factors. Such factors include air flow, board layout, copper thickness and surface area, and proximity to other devices dissipating power. Good thermal design practice must include all system-level factors in addition to individual component analysis.

Begin by determining the $r_{DS(on)}$ of the N-channel MOSFET relative to the input voltage and operating temperature. As an initial estimate, use the highest operating ambient temperature of interest and read $r_{DS(on)}$ from the typical characteristics graph. Using this value, the power dissipation can be calculated using Equation 10.

$$P_D = r_{DS(on)} \times I_{OUT}^2 \quad (10)$$

where

- P_D = Total power dissipation (W)
- $r_{DS(on)}$ = Power switch on-resistance (Ω)
- I_{OUT} = Maximum current-limit threshold (A)
- This step calculates the total power dissipation of the N-channel MOSFET.

Finally, calculate the junction temperature:

$$T_J = P_D \times \theta_{JA} + T_A \quad (11)$$

where

- T_A = Ambient temperature (°C)
- θ_{JA} = Thermal resistance (°C/W)
- P_D = Total power dissipation (W)

Compare the calculated junction temperature with the initial estimate. If the difference is not within a few degrees, repeat the calculation using the *refined* $r_{DS(on)}$ from the previous calculation as the new estimate. Two or three iterations are generally sufficient to achieve the desired result. The final junction temperature is highly dependent on thermal resistance θ_{JA}, and thermal resistance is highly dependent on the individual package and board layout. The *Thermal Information* table provides example thermal resistances for specific packages and board layouts.

9.4 Layout

9.4.1 Layout Guidelines

- TI recommends placing the 100nF bypass capacitor near the IN and GND pins, and make the connections using a low-inductance trace.
- TI recommends placing a high-value electrolytic capacitor and a 100nF bypass capacitor on the output pin when large transient currents are expected on the output.
- The traces routing the RILIM resistor to the device must be as short as possible to reduce parasitic effects on the current limit accuracy.
- The PowerPAD must be directly connected to PCB ground plane using wide and short copper trace.

Copyright © 2026 Texas Instruments Incorporated

9.4.2 Layout Example




Figure 9-7. Layout Recommendation

Copyright © 2026 Texas Instruments Incorporated

10 Device and Documentation Support

10.1 Device Support

For the TI Switch Portfolio, go here.

10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.3 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

10.4 Trademarks

PowerPAD™ and TI E2E™ are trademarks of Texas Instruments.
All trademarks are the property of their respective owners.

10.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.6 Glossary

TI Glossary — This glossary lists and explains terms, acronyms, and definitions.

11 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision F (August 2016) to Revision G (October 2026)	Page
• Updated the numbering format for tables, figures, and cross-references throughout the document	1
• Added 100mΩ high-side MOSFET (DRV package) to features	1
• Added TPS25530-1 throughout document	1
• Added Table 4-1	3
• Added add 0 to part number for QOD version	4
• Changed $\overline{\text{FAULT}}$ assertion or de-assertion due to overcurrent condition minimum from 2ms to 3ms	6
• Changed $\overline{\text{FAULT}}$ assertion or de-assertion due to overcurrent condition maximum from 10ms to 11ms	6
• Changed $\overline{\text{FAULT}}$ assertion or de-assertion due to reverse-voltage condition maximum from 6ms to 7ms	6
• Changed supply current I_{IN_on} R_{ILIM} = 20kΩ maximum from 140µA to 150µA	6
• Changed supply current I_{IN_on} R_{ILIM} = 210kΩ maximum from 120µA to 130µA	6
• Changed junction temperature 135°C description from typical to minimum	14
• Added Quick Output Discharge section	16

Changes from Revision E (February 2012) to Revision F (August 2016)	Page
• Added *ESD Rating* table, *Feature Description* section, *Device Functional Modes*, *Application and Implementation* section, *Power Supply Recommendations* section, *Layout* section, *Device and Documentation Support* section, and *Mechanical, Packaging, and Orderable Information* section	1

- Changed 1300mA to 1700mA in the adjustable current limit bullet under the *Features* section.....1
- Changed from 1.2A to 1.5A.....3

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2026 Texas Instruments Incorporated

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package | Pins	Package qty | Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TPS2552DBVR	Active	Production	SOT-23 (DBV) | 6	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2552
TPS2552DBVR-1	Active	Production	SOT-23 (DBV) | 6	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CHX
TPS2552DBVR-1.B	Active	Production	SOT-23 (DBV) | 6	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CHX
TPS2552DBVR.B	Active	Production	SOT-23 (DBV) | 6	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2552
TPS2552DBVR1G4	Active	Production	SOT-23 (DBV) | 6	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2552
TPS2552DBVR1G4.B	Active	Production	SOT-23 (DBV) | 6	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2552
TPS2552DBVT	Active	Production	SOT-23 (DBV) | 6	250 | SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2552
TPS2552DBVT-1	Active	Production	SOT-23 (DBV) | 6	250 | SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CHX
TPS2552DBVT-1.B	Active	Production	SOT-23 (DBV) | 6	250 | SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CHX
TPS2552DBVT-11G4	Active	Production	SOT-23 (DBV) | 6	250 | SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CHX
TPS2552DBVT-11G4.B	Active	Production	SOT-23 (DBV) | 6	250 | SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CHX
TPS2552DBVT.B	Active	Production	SOT-23 (DBV) | 6	250 | SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2552
TPS2552DRVR	Active	Production	WSON (DRV) | 6	3000 | LARGE T&R	Yes	NIPDAU | NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	CHR
TPS2552DRVR-1	Active	Production	WSON (DRV) | 6	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CHY
TPS2552DRVR-1.B	Active	Production	WSON (DRV) | 6	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CHY
TPS2552DRVR.B	Active	Production	WSON (DRV) | 6	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CHR
TPS2552DRVRG4	Active	Production	WSON (DRV) | 6	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CHR
TPS2552DRVRG4.B	Active	Production	WSON (DRV) | 6	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CHR
TPS2552DRVT	Active	Production	WSON (DRV) | 6	250 | SMALL T&R	Yes	NIPDAU | NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	CHR
TPS2552DRVT-1	Active	Production	WSON (DRV) | 6	250 | SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CHY
TPS2552DRVT-1.B	Active	Production	WSON (DRV) | 6	250 | SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CHY
TPS2552DRVT-1G4	Active	Production	WSON (DRV) | 6	250 | SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CHY
TPS2552DRVT-1G4.B	Active	Production	WSON (DRV) | 6	250 | SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CHY
TPS2552DRVT.B	Active	Production	WSON (DRV) | 6	250 | SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CHR
TPS25530DRVR-1	Active	Production	WSON (DRV) | 6	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	4AVH
TPS2553DBVR	Active	Production	SOT-23 (DBV) | 6	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2553
TPS2553DBVR-1	Active	Production	SOT-23 (DBV) | 6	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CHZ
TPS2553DBVR-1.B	Active	Production	SOT-23 (DBV) | 6	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CHZ
TPS2553DBVR-11G4	Active	Production	SOT-23 (DBV) | 6	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CHZ

Orderable part number	Status (1)	Material type (2)	Package | Pins	Package qty | Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TPS2553DBVR-11G4.B	Active	Production	SOT-23 (DBV) | 6	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CHZ
TPS2553DBVR.A	Active	Production	SOT-23 (DBV) | 6	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2553
TPS2553DBVR.B	Active	Production	SOT-23 (DBV) | 6	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2553
TPS2553DBVRG4	Active	Production	SOT-23 (DBV) | 6	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2553
TPS2553DBVRG4.A	Active	Production	SOT-23 (DBV) | 6	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2553
TPS2553DBVRG4.B	Active	Production	SOT-23 (DBV) | 6	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2553
TPS2553DBVT	Active	Production	SOT-23 (DBV) | 6	250 | SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2553
TPS2553DBVT-1	Active	Production	SOT-23 (DBV) | 6	250 | SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CHZ
TPS2553DBVT-1.B	Active	Production	SOT-23 (DBV) | 6	250 | SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CHZ
TPS2553DBVT.A	Active	Production	SOT-23 (DBV) | 6	250 | SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2553
TPS2553DBVT.B	Active	Production	SOT-23 (DBV) | 6	250 | SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2553
TPS2553DRVR	Active	Production	WSON (DRV) | 6	3000 | LARGE T&R	Yes	NIPDAU | NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	CHT
TPS2553DRVR-1	Active	Production	WSON (DRV) | 6	3000 | LARGE T&R	Yes	NIPDAU | NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	CJZ
TPS2553DRVR-1.B	Active	Production	WSON (DRV) | 6	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CJZ
TPS2553DRVR.A	Active	Production	WSON (DRV) | 6	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CHT
TPS2553DRVR.B	Active	Production	WSON (DRV) | 6	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CHT
TPS2553DRVRG4	Active	Production	WSON (DRV) | 6	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CHT
TPS2553DRVRG4.A	Active	Production	WSON (DRV) | 6	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CHT
TPS2553DRVRG4.B	Active	Production	WSON (DRV) | 6	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CHT
TPS2553DRVT	Active	Production	WSON (DRV) | 6	250 | SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CHT
TPS2553DRVT-1	Active	Production	WSON (DRV) | 6	250 | SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CJZ
TPS2553DRVT-1.B	Active	Production	WSON (DRV) | 6	250 | SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CJZ
TPS2553DRVT-1G4	Active	Production	WSON (DRV) | 6	250 | SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CJZ
TPS2553DRVT-1G4.B	Active	Production	WSON (DRV) | 6	250 | SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CJZ
TPS2553DRVT.A	Active	Production	WSON (DRV) | 6	250 | SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CHT
TPS2553DRVT.B	Active	Production	WSON (DRV) | 6	250 | SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CHT

(1) **Status:** For more details on status, see our product life cycle.

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS2553, TPS2553-1 :


- Automotive : TPS2553-Q1, TPS2553-Q1

NOTE: Qualified Version Definitions:


- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

TAPE AND REEL INFORMATION

REEL DIMENSIONS




TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS2552DBVR	SOT-23	DBV	6	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS2552DBVR	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS2552DBVR	SOT-23	DBV	6	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS2552DBVR-1	SOT-23	DBV	6	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS2552DBVR1G4	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS2552DBVT	SOT-23	DBV	6	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS2552DBVT-1	SOT-23	DBV	6	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS2552DBVT-1	SOT-23	DBV	6	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS2552DBVT-11G4	SOT-23	DBV	6	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS2552DRVR	WSON	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS2552DRVR	WSON	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS2552DRVR-1	WSON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS2552DRVRG4	WSON	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS2552DRVT	WSON	DRV	6	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS2552DRVT-1	WSON	DRV	6	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS2552DRVT-1G4	WSON	DRV	6	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS25530DRVR-1	WSON	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q1
TPS2553DBVR	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS2553DBVR-1	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS2553DBVR-11G4	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS2553DBVRG4	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS2553DBVT	SOT-23	DBV	6	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS2553DBVT	SOT-23	DBV	6	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS2553DBVT-1	SOT-23	DBV	6	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS2553DRVR	WSON	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS2553DRVR-1	WSON	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS2553DRVR-1	WSON	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS2553DRVRG4	WSON	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS2553DRVT	WSON	DRV	6	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS2553DRVT-1	WSON	DRV	6	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS2553DRVT-1G4	WSON	DRV	6	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS2552DBVR	SOT-23	DBV	6	3000	200.0	183.0	25.0
TPS2552DBVR	SOT-23	DBV	6	3000	210.0	185.0	35.0
TPS2552DBVR	SOT-23	DBV	6	3000	180.0	180.0	18.0
TPS2552DBVR-1	SOT-23	DBV	6	3000	180.0	180.0	18.0
TPS2552DBVR1G4	SOT-23	DBV	6	3000	210.0	185.0	35.0
TPS2552DBVT	SOT-23	DBV	6	250	210.0	185.0	35.0
TPS2552DBVT-1	SOT-23	DBV	6	250	180.0	180.0	18.0
TPS2552DBVT-1	SOT-23	DBV	6	250	203.0	203.0	35.0
TPS2552DBVT-11G4	SOT-23	DBV	6	250	180.0	180.0	18.0
TPS2552DRVR	WSON	DRV	6	3000	210.0	185.0	35.0
TPS2552DRVR	WSON	DRV	6	3000	182.0	182.0	20.0
TPS2552DRVR-1	WSON	DRV	6	3000	200.0	183.0	25.0
TPS2552DRVRG4	WSON	DRV	6	3000	182.0	182.0	20.0
TPS2552DRVT	WSON	DRV	6	250	182.0	182.0	20.0
TPS2552DRVT-1	WSON	DRV	6	250	200.0	183.0	25.0
TPS2552DRVT-1G4	WSON	DRV	6	250	200.0	183.0	25.0
TPS25530DRVR-1	WSON	DRV	6	3000	210.0	185.0	35.0
TPS2553DBVR	SOT-23	DBV	6	3000	210.0	185.0	35.0

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS2553DBVR-1	SOT-23	DBV	6	3000	210.0	185.0	35.0
TPS2553DBVR-11G4	SOT-23	DBV	6	3000	210.0	185.0	35.0
TPS2553DBVRG4	SOT-23	DBV	6	3000	210.0	185.0	35.0
TPS2553DBVT	SOT-23	DBV	6	250	210.0	185.0	35.0
TPS2553DBVT	SOT-23	DBV	6	250	200.0	183.0	25.0
TPS2553DBVT-1	SOT-23	DBV	6	250	210.0	185.0	35.0
TPS2553DRVR	WSON	DRV	6	3000	182.0	182.0	20.0
TPS2553DRVR-1	WSON	DRV	6	3000	210.0	185.0	35.0
TPS2553DRVR-1	WSON	DRV	6	3000	182.0	182.0	20.0
TPS2553DRVRG4	WSON	DRV	6	3000	182.0	182.0	20.0
TPS2553DRVT	WSON	DRV	6	250	182.0	182.0	20.0
TPS2553DRVT-1	WSON	DRV	6	250	182.0	182.0	20.0
TPS2553DRVT-1G4	WSON	DRV	6	250	182.0	182.0	20.0

DRV 6 WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD




Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

DRV0006D

PACKAGE OUTLINE

WSON - 0.8 mm max height


PLASTIC SMALL OUTLINE - NO LEAD




4225563/A 12/2019

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:25X




SOLDER MASK DETAILS

4225563/A 12/2019

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.




SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD #7
88% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:30X

4225563/A 12/2019


NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.




NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.
4. Minimum 0.1 mm solder wetting on pin side wall. Available for wettable flank version only.



LAND PATTERN EXAMPLE
SCALE:25X




SOLDER MASK DETAILS

4222173/C 11/2025

NOTES: (continued)

5. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
6. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD #7
88% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:30X

4222173/C 11/2025

NOTES: (continued)


7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

PACKAGE OUTLINE

DBV0006A

SOT-23 - 1.45 mm max height


SMALL OUTLINE TRANSISTOR




4214840/G 08/2024

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.
4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
5. Refernce JEDEC MO-178.



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X




SOLDER MASK DETAILS

4214840/G 08/2024

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X

4214840/G 08/2024

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI’s products are provided subject to TI’s Terms of Sale, TI’s General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2026, Texas Instruments Incorporated

Last updated 10/2025