

# Computer Organization and Assembly Language Lab (EE-3461L)

Open Ended Lab Spring 2024

### **Submitted by:**

Name: Syeda Aishah Asim
DSU ID: EE211027

# Submitted to:

Engr. Shahnila Badar

Written using Latex Overleaf

## **Department of Electrical Engineering**

DHA SUFFA University DG-78, Off Khayaban-e-Tufail, Ph-VII (Ext.), DHA, Karachi-75500

# Implementing a Program using a Pre-Designed Single Cycle RISC-V Architecture

Syeda Aishah Asim EE211027 ee211027@dsu.edu.pk Electrical Engineering Department DHA Suffa University, Karachi

Abstract— This report details the implementation of a program using a pre-designed single cycle RISC-V architecture, specifically focusing on R-type instructions (add, sub, and, or, slt), memory instructions (lw, sw), and branch instructions (beq), using Verilog Code—

Keywords—Verilog, R-type, I-type, S-type, B-type, Instruction Memory, Single Cycle, RISC-V, AU, Data Memory, Register File.

#### I. INTRODUCTION

The implementation of a program using a pre-designed single cycle RISC-V architecture is a fundamental exercise in understanding the interplay between performance, cost, and complexity in microprocessor design. This includes proficiency in arithmetic and memory circuits, as well as a solid grasp of the RISC-V architecture.

This report aims to show the process of implementing a single cycle RISC-V microarchitecture, which, despite its simplicity compared to more advanced pipelined designs, provides a robust framework for understanding the core operations of a microprocessor. The single cycle architecture executes each instruction in a single clock cycle, making it an ideal model for educational purposes and initial design exploration.




Fig.1 State Elements of a RISC-V Processor

Throughout this report, we will explore the specific arrangement of registers, arithmetic logic units (ALUs), instruction memories, and other logic components required to realize a single cycle RISC-V microarchitecture. Emphasis will be placed on a subset of the RISC-V instruction set, specifically R-type instructions (add, sub, and, or, slt), memory instructions (lw, sw), and branch instructions (beq). These instructions have been selected for their ability to demonstrate the fundamental operations necessary to execute meaningful programs.

By the end of this report, the reader will gain a comprehensive understanding of how to implement and utilize a single cycle RISC-V microarchitecture, appreciating the trade-offs involved in terms of performance, cost, and complexity. This foundational knowledge will serve as a stepping stone for further exploration into more sophisticated microarchitectural designs.

#### II. THEORETICAL BACKGROUND

Address	Instruction	Type		Field	Machine Language			
0x1000 L7:	lw ×6, -4(×9)	Ι	imm <sub>11:0</sub> 1111111111100	rs1 01001	<b>ß</b> 010	<b>rd</b> 00110	<b>ep</b> 0000011	FFC4A303
0x1004	sw x6, 8(x9)	S	imm <sub>11:5</sub> rs2	rs1 0 01001	<b>ß</b>	imm <sub>4:0</sub>	<b>op</b> 0100011	0064A423
0×1008	or x4, x5, x6	R	funct7 rs2	rs1 0 00101	<b>13</b> 110	<b>rd</b> 00100	<b>op</b> 0110011	0062E233
0×100C	beq x4, x4, L7	В	imm <sub>12,10:5</sub> rs2 11111111 0010	rs1 0 00100	<b>ß</b> 000	imm <sub>4:1,11</sub> 10101	<b>ер</b> 1100011	FE420AE3

Fig.2 Sample program exercising different types of instructions

#### III. METHODOLOGY AND SIMULATION

Implementing a program using a pre-designed single cycle RISC-V architecture involves understanding the development and integration of a microprocessor's datapath components. This report details the step-by-step construction of the single cycle datapath, emphasizing new connections and control signals while illustrating the execution of specific instructions.



Fig.3 Fetch Instruction from Memory

The process begins with the program counter (PC), which holds the address of the instruction to be executed. The instruction memory reads the instruction from the specified address, as shown in Figure 3. For instance, in our sample program, the PC is set to 0x1000, indicating the starting address for instruction fetching.

#### A. I-Type

The lw (load word) instruction in RISC-V loads a 32-bit word from memory into a register. As an I-type instruction, it begins by fetching the instruction from memory using the program counter (PC). The base address is read from the source register specified in the rs1 field (Instr19:15) of the instruction. This value is output onto RD1 from the register file. The instruction's 12-bit immediate value (Instr31:20) is then sign-extended to 32 bits to handle potential negative offsets. This extended immediate is added to the base address using an Arithmetic Logic Unit (ALU) to compute the effective memory address. The data at this address is read from memory onto the ReadData bus.

Finally, this data is written to the destination register, specified by the rd field (Instrl1:7), on the rising edge of the clock, controlled by the RegWrite signal. The process is completed by updating the PC to point to the next instruction.

#### B. S-Type

The sw (store word) instruction in RISC-V stores a 32-bit word from a register into memory. Similar to lw, it fetches the instruction using the program counter (PC) and reads the base address from the rs1 field (Instr19:15) of the instruction. The immediate offset for sw spans Instr31:25 and Instr11:7, sign-extended to 32 bits by an Extend unit using all bits from Instr31:7. The ALU adds this extended immediate to the base address (RD1) to compute the memory address.




Fig.4 Write data to memory for sw instruction

Furthermore, sw retrieves data from a second register specified in rs2 (Instr24:20) and writes it to memory via the data memory's WD input. The memory write operation is controlled by MemWrite, set to 1 for sw. Unlike lw, which updates a register (RegWrite = 1), sw does not write back to the register file (RegWrite = 0). After execution, the PC increments by 4 to prepare for the next instruction.

#### C. R-Type

For R-type instructions in RISC-V, the datapath is extended to handle operations like add, sub, and, or, and slt. These instructions share a common structure where two source registers (rs1 and rs2) are read from the register file. An ALU performs the specified operation based on the ALUControl signal: 000 for addition, 001 for subtraction, 010 for AND, 011 for OR, and 101 for set less than (slt).




Fig.5 Datapath enhancements for R-type instructions

Figure.5 illustrates the updated datapath for R-type instructions. It includes reading rs1 and rs2 from the register file, then selecting RD2 as SrcB using a multiplexer controlled by ALUSrc. After computing the result using the ALU, the Result multiplexer selects either ALUResult (for R-type instructions) or ReadData (for lw instructions) based on ResultSrc to write back to the register file (ReqWrite).

In execution, for an instruction like or with opcode  $0 \times 0062E233$ , the PC increments to  $0 \times 100C$ . The instruction memory fetches or, while  $\times 5$  and  $\times 6$  provide operands 6 and 10 respectively. With ALUControl set to 011, the ALU computes  $6 \mid 10 = 14$ . This result (ALUResult) is then written back to  $\times 4$ .

#### D. B-type

We've expanded our RISC-V single-cycle processor's datapath to handle the beq (branch if equal) instruction. This instruction compares two registers (rs1 and rs2) fetched from the register file using the ALU. If they are equal, the processor calculates a branch target address by adding a 13-bit signed immediate (branch offset) to the current program counter (PC).




Fig.6 Datapath enhancements for beq

In Figure.6, we've updated the datapath to accommodate beq instructions. The Extend logic now includes a mode ( ${\tt ImmSrc} = 10$ ) to select the 13-bit immediate from the instruction bits. An adder computes  ${\tt PCTarget} = {\tt PC} + {\tt ImmExt}$ , and a multiplexer controlled by  ${\tt PCSrc}$  selects  ${\tt PCTarget}$  when the ALU's Zero flag indicates equality. This allows the processor to branch accordingly.

For example, executing beq x4, x4, L7 with opcode  $0 \times FE420 AE3$  at PC  $0 \times 100 C$ , where both x4 registers hold the value 14, the ALU computes 14 - 14 = 0, setting the Zero flag. The Extend unit extends the 13-bit immediate  $0 \times FFA$  (interpreted as -12) to  $0 \times FFFFFFFF4$ , adding it to PC to yield PCTarget =  $0 \times 1000$ . The multiplexer selects PCTarget as the next PC, effectively branching back to the start of the code.

This completes the enhancement of our single-cycle processor's datapath to support conditional branching. Next, we will focus on deriving the control signals necessary to control this datapath's operation effectively.




Fig.7 Complete single-cycle processor

#### IV. RESULTS & CODING

#### A. Verilog Design Code: Single Cycle Top

```
`include "PC.v"
`include "Instruction_Memory.v"
`include "Register_File.v"
`include "Sign_Extend.v"
`include "ALU.v"
`include "Data Memory.v"
`include "PC_Adder.v"
`include "Control_Unit_Top.v"
`include "mux.v"
module Single_Cycle_Top (clk,rst_l);
    input clk,rst_l;
    wire [31:0] PC_Top, RD_Instr, ImmExt_Top,
RD1_Top, WriteResult,
                ReadData, PCPlus4, RD2 Top,
ALU_Result,SrcB,PC_wire,pcnext;
    wire RegWrite, MemWrite;
    wire [1:0] ImmSrc;
    wire [2:0] ALUControl;
    wire ALUSrc, ResultSrc,pcsrc,zro;
    PC Module PC(
        .clk(clk),
        .rst_l(rst_l),
        .PC(PC Top),
        .PC_Next(pcnext)
    );
    PC_Adder PC_target(
```

```
.A(PC Top),
    .B(ImmExt_Top),
    .C(PC_wire)
);
Instruction_Memory Instruction_Memory(
    .rst_l(rst_l),
    .A(PC_Top),
    .RD(RD_Instr)
);
Register_File Register_File(
    .clk(clk),
    .rst_l(rst_l),
    .A1(RD_Instr[19:15]),
    .A2(RD_Instr[24:20]),
    .A3(RD_Instr[11:7]),
    .RD1(RD1_Top),
    .RD2(RD2_Top),
    .WE3(RegWrite),
    .WD3(WriteResult)
);
Sign_Extend Sign_Extend(
    .rst_l(rst_l),
    .ImmSrc(ImmSrc[∅]),
    .Instr(RD_Instr),
    .ImmExt(ImmExt_Top)
);
Control_Unit_Top Control_Unit(
    .Op(RD Instr[6:0]),
    .RegWrite(RegWrite),
    .ImmSrc(ImmSrc),
    .ALUSrc(ALUSrc),
    .MemWrite(MemWrite),
    .ResultSrc(ResultSrc),
    .Branch(),
    .funct3(RD_Instr[14:12]),
    .funct7(),
    .ALUControl(ALUControl),
    .Zero(zro),
    .PCSrc(pcsrc)
);
mux pcmux(
    .a(PCPlus4),
    .b(PC_wire),
    .s(pcsrc),
```

```
.o(pcnext)
    );
                                                            Single_Cycle_Top Single_Cycle_Top(
                                                                                          .clk(clk),
    mux alumux(
                                                                                          .rst_l(rst_l)
        .a(RD2_Top),
                                                            );
        .b(ImmExt_Top),
                                                            initial begin
        .s(ALUSrc),
                                                                 $dumpfile("Single Cycle.vcd");
        .o(SrcB)
    );
                                                                 $dumpvars(0);
                                                            end
    mux rsltmux(
        .a(ALU_Result),
                                                            always
                                                            begin
        .b(ReadData),
        .s(ResultSrc),
                                                                clk = \sim clk;
        .o(WriteResult)
                                                                #50;
    );
                                                            end
                                                            initial
    ALU ALU(
        .A(RD1_Top),
                                                            begin
        .B(SrcB),
                                                                rst_1 <= 1'b0;
        .Result(ALU_Result),
                                                                #150;
        .ALUControl(ALUControl),
        .OverFlow(),
                                                                rst_l <=1'b1;
        .Carry(),
                                                                #500;
        .Zero(zro),
                                                                $finish;
        .Negative()
                                                            end
    );
                                                        endmodule
    Data_Memory Data_Memory(
        .clk(clk),
        .rst_l(rst_l),
        .WE(MemWrite),
        .WD(RD2_Top),
        .A(ALU_Result),
        .RD(ReadData)
    );
    PC_Adder PC_Adder(
        .A(PC_Top),
        .B(32'h00000004),
        .C(PCPlus4)
    );
endmodule
```

#### B. Verilog Testbench Code: Single Cycle Top Testbench


```
module Single_Cycle_Top_Tb ();
    reg clk=1'b1,rst_1;
```

#### C. GtkWave Output


• I-type:

Signals————————————————————————————————————	Waves					
Time	) 100 s		300 sec	400 sec	500 sec	6(
ALU Output						
ALUControl[2:0] =000	.000			011	001	XXX
A[31:0] =00000040	.00000000	00000040			0000004A	XXXXX
B[31:0] =FFFFFFFC	00000000	FFFFFFC	00000008	X000000A	0000004A	XXXXX
Result[31:0] =0000003C	.00000000	0000003C	00000048	0000004A	00000000	XXXXX
Data Memory Output						
A[31:0] =0000003C	00000000	0000003C	00000048	0000004A	00000000	XXXXX
RD[31:0] =0000000A	00000000	0000000A	0000000C	XXXXXXX		
WD[31:0] =xxxxxxxx	00000000	XXXXXXX	0000000A		0000004A	XXXXX
clk=0						
Instruction Memory						
A[31:0] =00000000	00000000		00000004	00000008	(0000000С	FFFFF
RD[31:0] =FFC4A303	00000000	FFC4A303	0064A423	0062E233	FE420AE3	XXXXX
Register File						
Al[4:0] =09	.00	09		05	04	жж
A2[4:0] =1C	.00	1C	\0€		04	жж
A3[4:0] =06	.00	06	08	04	)15	жж
RD1[31:0] =00000040	00000000	00000040			0000004A	XXXXX
RD2[31:0] =xxxxxxxx	00000000	XXXXXXX	0000000A		0000004A	XXXXX
WD3[31:0] =0000000A	,00000000	0000000A	00000048	0000004A	00000000	XXXXX
clk=0						
ALU Mux						
o[31:0] =FFFFFFFC	00000000	FFFFFFC	00000008	A000000	0000004A	XXXXX


#### • S-type:



#### • R-type:



#### • B-type:



#### V. CONCLUSION

In conclusion, we have successfully implemented and extended the datapath of our RISC-V single-cycle processor using Verilog code. This implementation supports a variety of fundamental instructions including lw (load word), sw (store word), R-type (add, sub, and, or, slt), and B-type (beq). Each instruction type utilizes different components of the datapath, such as the ALU, register file, memory units, and control logic, demonstrating the versatility and effectiveness of the single-cycle architecture in executing these operations within a single clock cycle.

By systematically coding and integrating these components in Verilog, we have created a functional processor capable of performing basic arithmetic computations, managing memory access, and executing conditional branches. The next crucial step involves designing the control unit in Verilog to coordinate these datapath elements efficiently, ensuring precise execution of instructions according to the RISC-V architecture specifications.

#### VI. REFERENCES

- [1] Sarah Harris, David Harris Digital Design and Computer Architecture\_RISC-V Edition-Morgan Kaufmann (2021)
- [2] efaidnbmnnnibpcajpcglclefindmkaj/https://ijariie.com/AdminUp loadPdf/DESIGN\_OF\_SINGLE\_CYCLE\_RISC\_V\_PROCESS OR\_ijariie22774.pdf
- [3] efaidnbmnnnibpcajpcglclefindmkaj/https://passlab.github.io/CS E564/notes/lecture08\_RISCV\_Impl.pdf
- [4] https://sirinsoftware.com/blog/inside-risc-v-microarchitecture#:~:text=The%20base%20instruction%20set%20serves,range%20of%20devices%20and%20applications.