
## **Lab Task 1:**

Implement the SR Master-Slave flip flop on logic works. Also, show the timing diagram.


## *Note:*

- Draw the Combinational Circuit diagram using NAND & NOT gates.
- For clock pulse (CP) use "clock" component available in Logic works.
- Label the diagram properly

## **Logic Diagram:**



# **Timing Diagram:**




# Lab Task 2:

Perform on Logic Works and test the ICs of D-Flip flop & JK flip flop so that is fulfils their tables (get familiar with inputs & outputs)

# **Lab Task 3:**

Perform on Logic Works by using IC of JK-Flip flop and construct master-slave flip flop using JK FF IC.





### DM74LS74A

# Dual Positive-Edge-Triggered D Flip-Flops with Preset, Clear and Complementary Outputs

### **General Description**


This device contains two independent positive-edge-triggered D flip-flops with complementary outputs. The information on the D input is accepted by the flip-flops on the positive going edge of the clock pulse. The triggering occurs at a voltage level and is not directly related to the transition time of the rising edge of the clock. The data on the D input may be changed while the clock is LOW or HIGH without affecting the outputs as long as the data setup and hold times are not violated. A low logic level on the preset or clear inputs will set or reset the outputs regardless of the logic levels of the other inputs.

#### Ordering Code:

Order Number	Package Number	Package Description
DM74LS74AM	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow
DM74LS85ASJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
DM74LS74AN	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

### Connection Diagram



### **Function Table**

Inputs				Outputs	
PR	CLR	CLK	D	Q	Q
L	Н	X	X	Н	L
Н	L	X	X	L	Н
L	L	X	X	H (Note 1)	H (Note 1)
Н	Н	1	Н	Н	L
Н	Н	1	L	L	Н
Н	Н	L	X	$Q_0$	$\overline{Q}_0$

H = HIGH Logic Level

X = Either LOW or HIGH Logic Level


L = LOW Logic Level


↑ = Positive-going Transition

 $\mathbf{Q}_0$  = The output logic level of Q before the indicated input conditions were established.

Note 1: This configuration is nonstable; that is, it will not persist when either the preset and/or clear inputs return to their inactive (HIGH) level.

# D FF IC





JK FF IC