

Name :- Aisha Muhammed Nawaz
 Roll# 202-0921
 Section :- 2E2 D20 LAB 13
 BSCS

Task #1

(a). Input Equations

$$J = AB$$

$$K = \overline{A}\overline{B}$$

$$D = Q_0 \oplus A \oplus B \oplus Q_1$$

(b). Output Equations

$$Z = Q_1(t+1)$$

(c). Excitation Equations.

A	B	$Q_0(t)$	$Q_0(t+1)$	$Q_1(t)$	$Q_1(t+1)$	D
0	0	0	0	0	0	X
0	1	0	1	0	1	X
1	0	1	0	1	0	X
1	1	1	1	1	1	X

for A (Excitation Equations)

AB	00	01	11	10
Q_0	0	0	1	1
1	1	1	1	1

Q_0	0	1
$Q_1(t+1)$	X	1
1	X	1

$$A = Q_0(t+1)$$

for B (Excitation Equations)

Q_0	0	1
$Q_1(t+1)$	X	1
1	X	1

$$B = Q_1(t+1)$$


for D

Q_1	Q_2	D
0	0	X
0	1	X
1	0	X
1	1	X

$$D = \overline{Q_1} \overline{Q_2} (t+1) + \overline{Q_1} Q_2 (t+1) + Q_1 \overline{Q_2} (t+1) + Q_1 Q_2 (t+1)$$

$$D = Q_1 \oplus Q_2 (t+1) + \overline{Q_1 \oplus Q_2 (t+1)}$$

(e) State diagram



DIGITAL LOGIC DESIGN

LAB -13

ANSWERS AISHA MUHAMMAD NAWAZ 20L-0921 BSCS SECTION 2E2

Objective: Student should understand how to design a sequential circuit given its specifications in sentence structure or state diagram or state table form. Furthermore understand the use of shift registers and counters.

TASK #1: Analyze the given sequential circuit. Fill the table given below and mention the following: a.


Input equations

b. Output equations

c. Excitation equations


d. Next state equations

e. State diagram




Current States		Inputs		Next States		Output
Q0	Q1	A	B	Q0 (t+1)	Q1 (t+1)	Z
0	0	0	0	0	1	1
0	0	0	1	0	0	0
0	0	1	0	0	1	1
0	0	1	1	1	0	0
0	1	0	0	0	1	1
0	1	0	1	0	0	0
0	1	1	0	0	1	1
0	1	1	1	1	0	0
1	0	0	0	0	1	1
1	0	0	1	0	0	0

Mode Selection		Register Operations
S1	S0	
0	0	No change
0	1	Shift right
1	0	Shift left
1	1	Parallel load data



4 to 1 Mux:


Connection Diagram




Function Table

Select Inputs		Data Inputs				Strobe	Output
B	A	C0	C1	C2	C3	G	Y
X	X	X	X	X	X	H	L
L	L	L	X	X	X	L	L
L	L	H	X	X	X	L	H
L	H	X	L	X	X	L	L
L	H	X	H	X	X	L	H
H	L	X	X	L	X	L	L
H	L	X	X	H	X	L	H
H	H	X	X	X	L	L	L
H	H	X	X	X	H	L	H

Select inputs A and B are common to both sections.
H = HIGH Level
L = LOW Level
X = Don't Care



7476



DM74LS74A

Dual Positive-Edge-Triggered D Flip-Flops with Preset, Clear and Complementary Outputs

General Description


This device contains two independent positive-edge-triggered D flip-flops with complementary outputs. The information on the D input is accepted by the flip-flops on the positive going edge of the clock pulse. The triggering occurs at a voltage level and is not directly related to the transition time of the rising edge of the clock. The data on the D input may be changed while the clock is LOW or HIGH without affecting the outputs as long as the data setup and hold times are not violated. A low logic level on the preset or clear inputs will set or reset the outputs regardless of the logic levels of the other inputs.

Ordering Code:

Order Number	Package Number	Package Description
DM74LS74AM	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow
DM74LS85ASJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
DM74LS74AN	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram



Function Table

Inputs				Outputs	
PR	CLR	CLK	D	Q	\bar{Q}
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	H (Note 1)	H (Note 1)
H	H	↑	H	H	L
H	H	↑	L	L	H
H	H	L	X	Q_0	\bar{Q}_0

H = HIGH Logic Level

X = Either LOW or HIGH Logic Level

L = LOW Logic Level

↑ = Positive-going Transition

Q_0 = The output logic level of Q before the indicated input conditions were established.

Note 1: This configuration is nonstable; that is, it will not persist when either the preset and/or clear inputs return to their inactive (HIGH) level.

