
## **DIGITAL LOGIC DESIGN**

# **LAB-13**

<u>Objective:</u> Student should understand how to design a sequential circuit given its specifications in sentence structure or state diagram or state table form. Furthermore undertand the use of shift registers and counters.

TASK #1: Analyze the given sequential circuit. Fill the table given below and mention the following:

- a. Input equations
- b. Output equations
- c. Excitation equations
- d. Next state equations
- e. State diagram



<b>Current States</b>		Inputs		Next States		Output
Q0	Q1	A	В	Q0 (t+1)	Q1 (t+1)	Z

Task #2: Implement a synchronous up- down counter on logic trainer.


<u>Task #3</u>: Draw the logic diagram of a shift register with D flip flops with mode selection inputs S1 and S0 and implement the circuit on the breadboard. The shift register is to be operated according to the following function table. One stage of this register should contain a 4-to-1 line MUX and a D-type flip-flop.

Mode	Selection	Register Operations	
S1	S0		
0	0	No change	
0	1	Shift right	
1	0	Shift left	
1	1	Parallel load data	

2

### 4 to 1 Mux:

### Connection Diagram





#### **Function Table**

Select Inputs		Data Inputs				Strobe	Output
В	Α	CO	C1	C2	C3	G	Υ
Х	Х	X	Х	Х	X	Η	Г
L	L	L	Х	Х	×	L	L
L	L	н	х	Х	×	L	Н
L	Н	х	L	х	х	L	L
L	Н	×	Н	Х	×	L	Н
н	L	х	х	L	х	L	L
н	L	х	х	н	х	L	н
Н	Н	Х	х	х	L	L	L
Н	Н	х	х	х	Н	L	Н

Select inputs A and B are common to both sections.

- H = HIGH Level L = LOW Level







### DM74LS74A

# Dual Positive-Edge-Triggered D Flip-Flops with Preset, Clear and Complementary Outputs

### **General Description**


This device contains two independent positive-edge-triggered D flip-flops with complementary outputs. The information on the D input is accepted by the flip-flops on the positive going edge of the clock pulse. The triggering occurs at a voltage level and is not directly related to the transition time of the rising edge of the clock. The data on the D input may be changed while the clock is LOW or HIGH without affecting the outputs as long as the data setup and hold times are not violated. A low logic level on the preset or clear inputs will set or reset the outputs regardless of the logic levels of the other inputs.

### **Ordering Code:**

Order Number	Package Number	Package Description	
DM74LS74AM	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow	
DM74LS85ASJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide	
DM74LS74AN	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide	

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

### **Connection Diagram**



### **Function Table**

	Inp	uts	Outputs		
PR	CLR	CLK	D	Q	Q
L	Н	X	X	Н	L
Н	L	X	X	L	Н
L	L	X	X	H (Note 1)	H (Note 1)
Н	Н	1	Н	Н	L
Н	Н	1	L	L	Н
Н	Н	L	X	$Q_0$	$\overline{Q}_0$

H = HIGH Logic Level

X = Either LOW or HIGH Logic Level

L = LOW Logic Level

↑ = Positive-going Transition

 $\mathbf{Q}_0 = \mathsf{The}$  output logic level of  $\mathbf{Q}$  before the indicated input conditions were established.

Note 1: This configuration is nonstable; that is, it will not persist when either the preset and/or clear inputs return to their inactive (HIGH) level.