CODE: 16CE3013

ADITYA INSTITUTE OF TECHNOLOGY AND MANAGEMENT, TEKKALI

(AUTONOMOUS)

III B.Tech I Semester Regular/Supplementary Examinations, Oct / Nov-2019 **DESIGN OF CONCRETE STRUCTURES** (Civil Engineering)

Time: 3 Hours Max Marks: 70

> Answer ONE Question from each Unit All Questions Carry Equal Marks All parts of the Question must be answered at one place

UNIT-I

1. Sketch the stress block parameters of Flanged T-beam section and derive 14M expression for moment of resistance if (i) Neutral axis lies within flange (ii) neutral axis lies within web

(OR)

- 2. a Discuss in detail limit state of strength and serviceability. 7M7M
 - Explain salient features of stress-strain curve of mild steel specimen. b

UNIT-II

simply supported R.C beam of rectangular cross section 250x400mm 3. effective depth and effective span 4m, supports UDL service load 6kN/m and supported by column 300x300mm. Design the shear reinforcement, by using (i) only vertical stirrups reinforcement (ii) combination of stirrups and bent up bars, (iii) Anchorage of tension reinforcement Use M25 grade concrete and Fe415 steel. Detail the reinforcement with neat sketch

(OR)

4. Design the reinforcement of a simply supported R.C beam of rectangular cross 200x300mm section between an effective span 4m and supported by two 14M columns of size 300x300mm. Assume the UDL live load 12kN/m and clear cover to reinforcement 40mm at both top and bottom. Use M25 grade concrete and Fe500 steel. Apply necessary design checks for strength and serviceability conditions. Detail the reinforcement of beam with neat sketch

UNIT-III

- 5. a) Explain the design provisions between one way and two way slabs as per I.S code 4M
 - Design a simply supported slab of size 4x6m resting on 200mm wide monolithic b) casted beams that are located at spacing 3m center to center and arranged in all 10M four sides. Assume the super imposed load on slab 6kN/m² and clear cover of reinforcement 15mm.Use concrete grade M25 ,steel Fe415. Detail the reinforcement of beam with neat sketch. (Use IS code method)

(OR)

6.	a)	Explain the design steps of one way R/C slab. Design a waist slab of stair case of clear span 3.6m between the landings of each	4M
	b)	size 1.2mx1.2m. Assume the size of stairs riser 125mm and thread 250mm monolithic casted with waist slab to carry live load 4kN/m ² . Neatly sketch the reinforcement detail of slab (use Concrete grade M20 and Steel grade Fe415	10M
		<u>UNIT-IV</u>	
7.	a)	Design a R/C square column fixed at top and bottom to carry axial load 300kN. Assume the column is subjected to moment 10kN-m and the height of column 3m. Use steel grade Fe415, M25 grade concrete and clear cover 40mm.Apply necessary design checks for strength and serviceability conditions. Detail the reinforcement of column with neat sketch	9M
	b)	Write short notes on interaction curves for columns.	5M
		(OR)	
8.	a)	Design a R/C rectangular column fixed at top and hinged bottom to carry axial load 100kN. Assume the column is subjected to biaxial bending moment 10kN-m and 12kN-m respectively in major and minor axis respectively. Assume the clear height of column 4.2m. Use steel grade Fe500, M30 grade concrete and clear cover of steel 50mm.Apply necessary design checks for strength and serviceability conditions. Detail the reinforcement of column with neat sketch	10M
	b)	Explain different types of failure modes in Long and Short columns	4M
	,		
		<u>UNIT-V</u>	
9.	a) b)	Neatly sketch and explain the functionality of different types of R.C footings Design a square type trapezoidal footing of uniform thickness to receive axial	6M
	-,	load 600kN from column size 300x300. Assume safe bearing capacity of soil 180kN/m ² Use concrete grade M20, steel Fe415. Do the necessary design checks and sketch the detailing of reinforcement	8M
10.	a)	(OR) Explain the I.S code provisions in the design of footings	4M
10.	b)	Design a isolated footing of uniform thickness to receive axial load 400kN and	-T1V1
	-,	moment 20kN-m from column size 250x250. Assume safe bearing capacity of soil 200kN/m ² Use concrete grade M25, steel Fe415. Do the necessary design checks and sketch the detailing of reinforcement	10M

CODE: 16EE3016 SET-1

ADITYA INSTITUTE OF TECHNOLOGY AND MANAGEMENT, TEKKALI (AUTONOMOUS)

III B.Tech I Semester Regular/Supplementary Examinations, Oct / Nov-2019

(Electrical and Electronics Engineering)

POWER ELECTRONICS

Answer ONE Question from each Unit
All Questions Carry Equal Marks
All parts of the Question must be answered at one place

UNIT-I

- 1. a) Describe the different modes of operation of a thyristor with the help of its static 7M V-I characteristics.
 - b) Explain the snubber circuit for protection of SCR.

7M

- (C
- 2. a) Discuss the two transistor model of a transistor. Derive an expression for the anode 7M current and discuss therefrom the turn on mechanisms of a thyristor.
 - b) Describe class C type of commutation used for thyristors with appropriate current 7M and voltage waveforms.

<u>UNIT-II</u>

- 3. a) A single phase half wave SCR circuit feeds power to a resistive load. Draw waveforms for source voltage, load voltage, load current and voltage across the SCR for a given firing angle.α.
 - b) Show that the performance of a single phase full converter as effected by source 7M inductance is given by the relation

$$\cos(\alpha + \mu) = \cos\alpha - \frac{\omega L_s I_0}{V_m}$$

Where the symbols used have their usual meanings.

(OR)

- 4. a) A 230V,50Hz, of controlled converter is triggered at a firing angle of 40^{0} and the load current extinguishes at an angle of 210^{0} . Find the circuit turn off time, average output voltage and average load current for R=5 Ω ,L=2mH.
 - b) Describe the working of a single phase full bridge converter in the rectifier mode with RL load. Also draw the waveforms for source voltage, load voltage, load current and voltage across SCR's.

UNIT-III

- 5. a) Draw the circuit diagram of three phase half wave controlled rectifier with RL 7M load. Explain its operating principle with voltage and current waveforms.
 - b) A three phase fully controlled bridge converter with 415V supply, 0.05Ω per phase and $0.3~\Omega$ reactance per phase is operating in the inverting mode at a firing advance angle of 35^{0} . Calculate the mean generator voltage when the current is level at 60A. The thyristor voltage drop is 1.5V.

(OR)

- 6. a) A three phase full bridge converter is connected to a load resistance of 5Ω and it is supplied from a 220V,50Hz ac supply. If the firing angle of thyristor is α =30⁰, determine
 - (i) Average output voltage (ii) Average output current
 - (iii)RMS output voltage (iv) RMS output current
 - b) With neat circuit diagram, explain the operation of dual converter without 7M circulating current.

UNIT-IV

- 7. a) A single phase ac voltage controller has a load resistance $R = 50\Omega$ with an input ac supply voltage is 230V RMS at 50Hz. The input supply transformer has a turn's ratio of 1:1. If the thyristor is triggered at $\alpha = 60^{\circ}$. Calculate (i) RMS output voltage.
 - (ii) RMS load current and average load current.
 - (iii)Input power factor.
 - b) What is TRIAC? Draw the V-I characteristics of a TRIAC and explain different 7M operating regions.

7M

(OR)

- 8. a) Describe the principle of phase control in single phase full wave AC voltage 7M controller. Derive the expression for the RMS value of its output voltage.
 - b) Describe the basic principle of working of a single phase to single phase bridge type cyclo converter for discontinuous conductions with the relation

$$\mathbf{f}_{o} = \frac{1}{4}\mathbf{f}_{s}$$

Mark the conduction of various thyristors also.

UNIT-V

- 9. a) Describe the principle of step-up chopper. Derive an expression for the average output voltage in terms of input voltage and duty cycle. State the assumptions made.
 - b) What is Time ratio control(TRC) in DC choppers? Explain the use of TRC for 7M controlling the output voltage in choppers.

(OR)

- 10. a) Explain the working of a single phase half bridge inverter with RL load. What is 7M its main draw back? Explain how this drawback is overcome.
 - b) What is pulse width modulation(PWM)? List the various PWM techniques. How 7M do these differ from each other?

2 of 2

CODE: 16ME3015 SET-2 ADITYA INSTITUTE OF TECHNOLOGY AND MANAGEMENT, TEKKALI

(AUTONOMOUS)

III B.Tech I Semester Regular/Supplementary Examinations, Oct / Nov-2019 METAL CUTTING AND MACHINE TOOLS (Mechanical Engineering)

Time: 3 Hours Max Marks: 70

Answer ONE Question from each Unit
All Questions Carry Equal Marks
All parts of the Question must be answered at one place

		This parts of the Question must be unswelled at one place	
		<u>UNIT-I</u>	
1.	a)	What is the effect of cutting speed, depth of cut and feed rate on the force on Cutting tool?	6
	b)	During an orthogonal cutting a chip length of 160mm was obtained from an uncut chip length of 350 mm. The cutting tool has 22° rake angles and a depth of cut is 0.8mm. Determine the shear plane angle and chip thickness. (OR)	8
2.	a) b)	State the conditions under positive and negative rake angles are recommended. In an orthogonal cutting experiment with a tool of rake angle = 6° , the chip thickness was found to be 2 mm when the uncut chip thickness was set to 0.75	6
		mm. Find (i) The shear angle and (ii) The friction angle assuming that Merchant's formula holds good.	8
		<u>UNIT-II</u>	
3.	a)	What are machining operations that can be performed on a centre lathe? Explain them with sketches.	7
	b)	Describe a multi spindle automatic lathe machine in details (OR)	7
4.	a) b)	Explain briefly the parts of a lathe? How is the size of lathe specified? Sketch and explain a method used for taper turning of long jobs.	7 7
		<u>UNIT-III</u>	
5.	a) b)	Describe the specifications of horizontal boring machines. A shaper is operated at 130 cutting strokes per minute and is used to machine a	6
		work piece of 300mm in length and 122mm in width. Use a feed of 0.7mm per stroke and a depth of cut of 5mm. Calculate the total machining time for machining the component. The forward stroke is completed in 220 ⁰ . Calculate the percentage of time when the tool is not contacting the work piece.	8
		(OR)	
6.	a)	Briefly explain the following operations with help of neat sketches: (i) Boring (ii) Counter sinking (iii) Counter boring (iv) up milling (v) down milling.	7
	b)	Explain with a neat sketch the feed mechanism used on drilling machines.	7

UNIT-IV

7.	a)	What is surface grinding? Explain	7
	b)	Explain in detail about centreless grinding process.	7
	,	(OR)	
8.	a)	Bring out the differences between Lapping and Honing.	7
	b)	Sketch and explain the tool and cutter grinding machine.	7
		<u>UNIT-V</u>	
9.	a)	What is meant by tolerance? Describe any one type of tolerance?	7
	b)	Calculate all the relevant dimensions of $35H7/f8$ fit, dimension 35 mm falls in the step of $30-50$ mm. The fundamental deviation for f shaft is $-5.5D^{0.41}$. i (in microns)= $0.45(D)1/3+0.001D$, IT7=16i and IT8=25i.	7
		(OR)	
10.	a)	What are the types of fit? Describe the differences.	6
	b)	Determine the actual dimensions to be provided for a shaft and hole 90 mm size for H8e9 type clearance fit. Size 90 mm falls in the diameter step of 80-100 mm. Value of standard tolerance unit $i=0.45\sqrt[3]{D}+0.001D$. The values of tolerances for	
		IT8 & IT9 grades are 25i & 40i respectively. Value of fundamental deviation for 'e' type shaft is -11D ^{0.41} . Also design the GO & NO GO gauges considering wear allowance as 10% of gauge tolerance.	8

CODE: 16EC3017 SET-2

ADITYA INSTITUTE OF TECHNOLOGY AND MANAGEMENT, TEKKALI (AUTONOMOUS)

III B.Tech I Semester Regular/Supplementary Examinations, Oct/Nov-2019 **DIGITAL IC APPLICATIONS**

(Electronics and Communication Engineering)

Time: 3 Hours Max Marks: 70

> Answer ONE Question from each Unit All Questions Carry Equal Marks All parts of the Question must be answered at one place

		<u>UNIT-I</u>	
1.	a)	Explain about the terms 'Logic Levels' and 'Noise Margin' with reference to CMOS logic.	7M
	b)	Compare All logic families with reference to different parameters. (OR)	7M
2.	a) b)	Explain the CMOS circuit behaviour with resistive load. Draw the circuit diagram of basic TTL NAND gate and explain the three parts with the help of functional operation.	7M 7M
		<u>UNIT-II</u>	
3.	a) b)	Design a two bit comparator circuit and explain its operation Write a VHDL code for implementing a 4 bit comparator.	7M 7M
4.	a) b)	(OR) Explain different data types available in VHDL with relevant examples. Draw and explain floating point encoder in detail	7M 7M
		<u>UNIT-III</u>	
5.	a) b)	Write a VHDL program for n-bit ripple carry adder. Design a barrel shifter for 8-bit using three control inputs. (OR)	7M 7M
6.	a) b)	Draw the block diagram of barrel shifter and explain its operation. Design a 4×4 combinational multiplier and write the VHDL program in data flow model.	7M 7M
		<u>UNIT-IV</u>	
7.	a) b)	Explain basic sequential logic design steps of a counter in detail Design a 4 bit 4- state ring counter using 74X194	7M 7M
8.	a) b)	(OR) Design a serial in and parallel out shift register and explain its operation Write a VHDL code for a 4-bit upcounter with enable and clear inputs.	7M 7M
		<u>UNIT-V</u>	
9.	a) b)	Compare between PROM, PLA and PAL? Implement the following functions using PLA and PAL F1=ABC, F2=A'B'C', F3=A'+B'+C' and explain its operation (OR)	7M 7M
10.	a) b)	Explain briefly about design considerations of PLD's along with circuit diagram? Explain complex programmable logic device (CPLD) with neat diagram.	7M 7M

CODE: 16CS3013 SET-1 ADITYA INSTITUTE OF TECHNOLOGY AND MANAGEMENT, TEKKALI

(AUTONOMOUS)
III B.Tech I Semester Regular/Supplementary Examinations, Oct/Nov-2019

SOFTWARE ENGINEERING (Common to CSE & IT)

Time: 3 Hours Max Marks: 70

Answer ONE Question from each Unit
All Questions Carry Equal Marks
All parts of the Question must be answered at one place

UNIT-I the characteristics of software. List out the software 1. a) Describe [8M] application domains which are challenging for software engineers. b) Explain in detail about Software myths. How to avoid them and find the correct [6M] solutions. (OR) steps involved in waterfall model Explain with a neat 2. a) Discuss the [8M] diagram?. List out the advantages and disadvantages?. What is software process improvement?. Explain how the capability maturity [6M] b) model integration will improve organizations capabilities and maturity levels?. **UNIT-II** 3. a) Outline the features of Software Requirement Specification template?. [8M] Explain collaborative requirements and quality function deployment?. b) [6M] (OR) What is structured language specification?. Draw a graphical model for 4. a) [8M] ATM for withdrawal of amount. b) Differentiate between context model and behavioural model with simple [6M] examples. **UNIT-III** 5. a) Explain features of various design concepts. [7M] Compare and contrast architectural design elements versus interface design b) [7M] elements? (OR) Draw the architectural context diagram for the safe home security function and 6. a) [8M] explain how to refine the system?. Explain User Interface analysis and design process with a neat diagram?. b) [6M]

<u>UNIT-IV</u>

7.	a)	Describe software testing strategies with a neat diagram and mention the criteria for completion testing.	[8M]
	b)	List different types of debugging strategies. What is automated debugging?.	[6M]
		(OR)	
8.	a)	Describe the important attributes of effective software metrics. What are functions based metrics?	[7M]
	b)	Explain the important features of latest constructive cost model for project effort estimation using object points?.	[7M]
		<u>UNIT-V</u>	
9.	a)	Define software risk?. What are the steps involved in risk identification and risk projection?.	[8M]
	b)	Summarize the elements of software quality assurance and mention its goals and metrics.	[6M]
		(OR)	
10.	. a)	1 1	[8M]
	b)	What is RMMM?. Explain in detail how it is used as a document for the risk analysis?.	[6M]

2 of 2

CODE: 13CE3012 SET-1

ADITYA INSTITUTE OF TECHNOLOGY AND MANAGEMENT, TEKKALI (AUTONOMOUS)

III B.Tech I Semester Supplementary Examinations, Oct / Nov-2019

DESIGN AND DRAWING OF CONCRETE STRUTURES-I (Civil Engineering)

Time: 3 Hours Max Marks: 70

PART-A

ANSWER ALL QUESTIONS

 $[1 \times 10 = 10 M]$

- 1. a) What is characteristic load?
 - b) How to estimate the design loads in (i) limit state method, and (ii) working stress method?
 - c) Write about limiting neutral axis?
 - d) What are the principles of limite state method?
 - e) Define bond stress?
 - f) Write the formula for developing length.
 - g) What are the assumptions made in the design of short columns?
 - h) Briefly explain the classification of columns?
 - i) Explain the one way slab in single line?
 - j) Why design of a two-way-slab supported on all four sides involves the computation of:

PART-B

Answer one question from each unit

[5x12=60M]

4

UNIT-I

- 2. a) Determine depth of neutral axis for the section 200 mm x 450mm.it contains 3-20Ø 6 at bottom and having effective depth 50mm
 - (i) $\sigma_{ck} = 15 \text{ N/mm}^2$, $\sigma_{y} = 250 \text{ N/mm}^2$
 - (ii) $\sigma_{ck} = 20 \text{ N/mm}^2$, $\sigma_{v} = 415 \text{ N/mm}^2$
 - b) Determine the lever arm for section 250mm X 400mm.it contains 3-16Ø at bottom and having effective depth 40mm
 - (i) $\sigma_{ck} = 20 \text{ N/mm}^2$, $\sigma_{y} = 250 \text{ N/mm}^2$ $\sigma_{ck} = 25 \text{ N/mm}^2$, $\sigma_{y} = 415 \text{ N/mm}^2$

(OR)

3. Design a rectangular beam to resist a bending moment equal to 75kNm using (i).M25 mix and Fe 415 grade steel, and (ii). M25 mix and Fe 550 grade steel.

<u>UNIT-II</u>

- 4. a) Derive the stress block parameters for a rectangular section, using the theory of limit state of flexure?
 - b) Write the assumptions of limit state method?

(OR)

Design a rectangular beam for 4m effective span which is subjected to a dead load of 15KN/m and a live load of 12 KN/m. Use M25 mix and Fe500 grade steel.

UNIT-III

6. A reinforced concrete beam is supported on two walls 750 mm thick, spaced at a clear distance of 6m. the beam carries a super-imposed load of 9.8 kN/m. Design the beam using M20 concrete mix and HYSD bars of Fe 415 grade.

OR)

7. A cantilever beam projects 2.5m beyond the fixed end, and carries a super imposed load of 12 kN per meter run. Design the cantilever using M15 concrete and Fe415 steel.

12

UNIT-IV

8. Design a short column, square in section, to carry an axial load of 2000 kN using 12M (i).mild steel (ii) Fe 415 grade and M20 mix.

(OR)

9. Design a slender braced circular column under uni – axial bending with the following data:

12M

Size of column = 40cm

Concrete grade = M20,Steel grade = Fe 415

Effective length = 6m, unsupported length = 7m, Factored load P_u = 1200kN, Factored moment M_{ux} = 75 kNm at top; 50kNm at bottom. the column is bent in single curvature.

UNIT-V

10. Design a R.C. slab for a room having inside dimensions 3m X 7m.the thickness of supporting wall is 300mm. The slab caries 75mm thick lime concrete at its top, the unit weight of which may be taken as 20kN/m³. The live load on the slab may be taken as 20kN/m³.assume the slab to be simply supported at the ends.use M15 concrete and Fe 250 steel.

(OR)

Design a two way slab for a room 5.5m X 4.0m clear in size if the superimposed load is 5 kN/m². Use M25 mix and Fe415 grade steel & edges simply supported – corners not held down.

CODE: 13EC3016 SET-1

ADITYA INSTITUTE OF TECHNOLOGY AND MANAGEMENT, TEKKALI (AUTONOMOUS)

III B.Tech I Semester Supplementary Examinations, Oct / Nov-2019

LINEAR AND DIGITAL IC APPLICATIONS (Electrical and Electronics Engineering)

Max Marks: 70

4M

Time: 3 Hours

b)

PART-A ANSWER ALL QUESTIONS $[1 \times 10 = 10 \text{ M}]$ What is meant by virtual ground? 1. Draw the high frequency equivalent circuit of op-amp? What is the purpose of using back to back set of zener diodes in comparators? Define frequency stability of oscillator. Why do we use higher order filters? List-out the applications of PLL. Write the draw backs of counter type analog to digital converter (ADC). What is the number of pins required in an IC package for four 2-input OR gates? i) Define edge triggered flip-flop. How does a synchronous counter differ from an asynchronous counter? **i**) **PART-B** Answer one question from each unit [5x12=60M]**UNIT-I** 2. a) Briefly explain the necessity and function of different stages of Op-Amp with 8M respect to its block diagram. What are the three factors that affect the electrical parameters of an op-amp? b) 4M (OR) 3. a) Explain in detail about AC Characteristics of an Op-Amp. 6M For an op-amp, CMRR= 10^5 and differential gain, $A_{DM}=10^5$. Calculate the common 6M b) mode gain, A_{CM} of the op-amp. **UNIT-II** 4. a) Draw the circuit of a voltage to current converter if the load is 6M (i) floating and (ii) grounded. Is there any limitation on the size of the load when grounded? Explain the operation of a square wave generator by drawing the capacitor and 6M b) output voltage waveforms. (OR) 5. a) What is an Instrumentation Amplifier? Draw a system whose gain is controlled by 8M an adjustable resistance.

Explain the difference between the AC and DC Amplifiers.

UNIT-III

6.	a)	List the disadvantages of passive filters.	4M
	b)	Design a high pass filter with a cut-off frequency of 10 kHz with a pass band gain of 1.5.	8M
		(OR)	
7.	a)	Draw the functional diagram of a 555 timer IC and explain the function of each internal block neatly.	8M
	b)	With reference to a PLL, define capture range, lock range and pull in time.	4M
		<u>UNIT-IV</u>	
8.	a)	A dual slope ADC uses a 16-bit counter and a 4 MHz clock rate. The maximum input voltage is +10V. The maximum integrator output voltage should be -8V when the counter has cycled through 2n counts. The capacitor used in the integrator is $0.1\mu F$.	6M
		 (i) Find the value of the resistor R of the integrator. (ii) If the analog signal V_a is +4.129V, find the equivalent digital number. 	
	b)	Explain the operation of a successive approximation type analog to digital converter with neat sketches.	6M
		(OR)	
9.	a)	Explain the comparison of various logic families with truth tables.	6M
	b)	Explain in detail about the TTL open collector outputs.	6M
		<u>UNIT-V</u>	
10.	a)	Explain the operation of 8X1 multiplexer.	6M
	b)	A 3-line to 8-line decoder can be used for octal to decimal decoding. When a binary 101 is on the inputs, which output line is activated? (OR)	6M
11.	a)	Explain Serial in-serial out shift register with its logic block diagram.	6M
	b)	Describe the expansion of ROMs and RAMs to increase word length and word capacity.	6M

CODE: 13ME3014 SET-2

ADITYA INSTITUTE OF TECHNOLOGY AND MANAGEMENT, TEKKALI (AUTONOMOUS)

III B.Tech I Semester Supplementary Examinations, Oct / Nov-2019 METAL CUTTING & MACHINE TOOLS (Mechanical Engineering)

Time: 3 Hours Max Marks: 70

PART-A

ANSWER ALL QUESTIONS

 $[1 \times 10 = 10 \text{ M}]$

- 1. a) Differentiate orthogonal cutting and oblique cutting
 - b) What are the types of chip breakers?
 - c) What is the function of face plate?
 - d) List out the common tools used on turret and capstan Lathes.
 - e) What are the functions of flutes in a twist drill?
 - f) How push broach differs from pull broach.
 - g) What is meant by indexing in milling?
 - h) How the centre less grinding is differ from cylindrical grinding?
 - i) List out the gear finishing operations?
 - j) Write any one example for non conventional machining.

	<u>PART-B</u>	
Answer	one question from each unit <u>UNIT-I</u>	[5x12=60M]
2.	a) Derive the expression for relationship between chip flow velocity, cutting velocity and velocity of shear.	6
	b) During orthogonal machining with on HSS tool, the rake angle is 5 ⁰ , the un deformed chip thickness 0.25 mm, chip thickness is 0.5 mm and width of cut is 4 mm. The shear strength of material and coefficient of friction to be 50 N/mm ² and 0.4. How to calculate the cutting force?	6
	(OR)	
3.	a) While machining a mild steel work piece with a HSS tool the following data was recorded. Cutting speed is 32 m/min and tool life 50 minutes. If the cutting speed is increased by 50%, how the tool life will be affected? Assume exponent 'n' of Taylor's equation is 0.2	6
	b) What are the types of cutting tool materials? Explain briefly about its important properties and applications.	6
	<u>UNIT-II</u>	
4.	a) With a neat sketch explain thread cutting operation on lathe.	5
т.	b) Explain with neat sketches about taper turning methods?	7
	(OR)	,
5.	a) Explain in detail about turret indexing mechanism with neat diagram.	6
	b) Explain the following terms in brief	
	(i) Turret Lathes	6
	(ii) Automatic feed screw	v
	(iii) Multi Spindle	
6.	<u>UNIT-III</u>	
0.	a) Describe the working principle of planer machine with neat sketch.b) Discuss in detail about the quick return mechanism in shaper with neat sketch.	6 6
	(OR)	U
7.	a) Describe briefly about the simple and direct indexing mechanisms in milling.	6
	b) Sketch and explain the working principle of horizontal pull type broaching	6
	machine.	U

UNIT-IV

8.	a)	Explain about specification and selection of grinding wheel?	6
	b)	Briefly explain he following processes	
		i) Surface grinding	6
		ii) Centreless grinding	0
		iii) Cylindrical grinding	
		(OR)	
9.	a)	Explain about the gear shaping process with neat sketch.	6
	b)	Describe the working principle of Abrasive jet machining process with neat sketch and also its applications?	6
		<u>UNIT-V</u>	
10.		Explain the working principle of CNC machine tool with neat schematic diagram	12
1 1		(OR)	
11.		Explain briefly following terms:	
		i) Spindle drives	
		ii) Feed drives	12
		iii) Structural members	
		iv) Ball screws	
		2 of 2	

CODE: 13EC3013 SET-2

ADITYA INSTITUTE OF TECHNOLOGY AND MANAGEMENT, TEKKALI (AUTONOMOUS)

III B.Tech I Semester Supplementary Examinations, Oct / Nov-2019 DIGITAL IC APPLICATIONS

		DIGITAL IC APPLICATIONS (Floatmonics and Communication Engineering)	
Time: 3	Нош	(Electronics and Communication Engineering) rs Max Marks: 70	
11111010	11041	PART-A	
ANSWE	R AI	LL QUESTIONS	
1.	a)	Draw the circuit diagram of non 5V Tolerant HC	
	b)	Why two input NAND gate using CMOS logic works faster than two input NOR gate using CMOS logic	
	c)	What is the main functionality of 74x245	
	d)	Mention any one advantage of Carry Look Ahead Adder	
	e)	What is the difference between 74x85 and 74x682	
	f)	Which ICs are required for the design of Floating Point Encoder	
	g)	What is the importance of RCO Pin in 74X163	
	h)	Write the characteristic Equation of T Flip-Flop	
	i)	What is the need for Chip Select in RAM	
	j)	What is the main function of Macro cell	
		<u>PART-B</u>	
Answer	one o	question from each unit	[5x12=60M]
2		<u>UNIT-I</u>	543.63
2.	a.	Compare CMOS, TTL, ECL in terms of Propagation Delay, Power Dissipation	[4M]
	b.	Analyse the rise time and fall time of CMOS inverter outputs with $R_L = 100 \Omega$, $V_L = 2.8 V$	[8M]
		and $C_L = 100$ pF. Assume V_L as stable state voltage	
2		(OR) Design a CMOS Transistar Circuit with the Eventional behaviour E-(A+PC)'	[6] M]
3.	a.	Design a CMOS Transistor Circuit with the Functional behaviour F=(A+BC)' Explain the factors to be considered for CMOS/TTL Interfacing or vice versa	[6M]
	b.	•	[6M]
4.	a	UNIT-II Design a 2 bit comparator and Write VHDL programme.	[7M]
4.	a. b.	Write the VHDL Code for 8x3 Encoder using Data Flow Modelling	[5M]
	υ.	(OR)	[311]
5.	a.	Design a 3x8 Decoder using 2x4 decoder and draw the logic diagrams.	[8M]
	b.	Write the VHDL code for 1x4 De-multiplexer in Data Flow modelling UNIT-III	[4M]
6.	a.	Design a full adder using half adder and write the VHDL code for the same in structural modelling	[7M]
	b.	Design universal shift register using flip-flops and multiplexers.	[5M]
		(\mathbf{OR})	
7.	a.	Explain Dual Priority Encoder.	[6M]
	b.	Write the VHDL code for 4 bit ALU in Behavioural Modelling performing the following	[6M]
		operations	
		i) Addition of two 4-bit Numbers ii)Complementing all the bits of a 4-bit vector	
		iii) XOR Operation of two Four bit Numbers iv)AND operation of two Four Bit Numbers <u>UNIT-IV</u>	
8.	a.	Write the VHDL code for 74x76	[6M]
	b.	Design a Mod-3 Asynchronous Counter using flip-flops. (OR)	[6M]
9.	a.	Convert SR Flip-Flop to JK flip-flop	[6M]
	b.	Write the VHDL Code for Universal Shift Register. <u>UNIT-V</u>	[6M]
10.	a.	Realize the following functions using \overline{PROM} of size 8x3 $F_1(A,B,C) = \sum m(0,4,7)$	[6M]
		$F_2(A,B,C) = \sum m(0,4,7)$ $F_2(A,B,C) = \sum m(1,3,6)$	
		$F_3(A,B,C) = \sum m(1,2,4,6)$	
	1.	Define the timing payment are for Dood Operations in a DAM with Timing Discrepe	[6] M]

Implement a Half Adder using PAL Logic

(OR)

[6M]

[7M]

[5M]

Define the timing parameters for Read Operations in a RAM with Timing Diagram

With the help of neat diagrams, explain the working of FPGA Block diagram.

b.

a.

b.

11.

CODE: 13CS3011 SET-1

ADITYA INSTITUTE OF TECHNOLOGY AND MANAGEMENT, TEKKALI (AUTONOMOUS)

III B.Tech I Semester Supplementary Examinations, Oct / Nov-2019 COMPILER DESIGN (Common to CSE & IT)

Time: 3 Hours Max Marks: 70 **PART-A** ANSWER ALL QUESTIONS $[1 \times 10 = 10 \text{ M}]$ Define Ambiguous grammar 1. a) Define Left recursion Define Lexeme Write a regular expression for an identifier Write short notes on symbol table manager? Draw parse tree for expression: position:=initial+rate*60 f) Write short note on DAG(Directed Acyclic Graph) representation Explain in briefly about issues in code generation h) Define Synthesized attributes i) Define LL(1) grammar j) **PART-B** Answer one question from each unit [5x12=60M]**UNIT-I** 2. What are the various phases of compiler? Explain each phase in details. Write 12M down the output of each phase for the expression a:=b+c*15(OR) 3. What is a preprocessor? Explain various functions of preprocessor 6M a What is the role of lexical analysis? Give examples b 6M **UNIT-II** 4. Construct LALR parsing for following Grammar 12 M S--> AalbAclBclbBa, A-->d,B-->d 5. What are the advantages of top down parsing? 6M a Explain backtracking in top-down parsing 6M 6. Explain in detail about different storage allocation schemes 12M (OR) 7. a What are the contents of the symbol table 6M Describe about block structured and non block structured storage allocation b 6M **UNIT-IV** 8. a Explain Data Flow analysis of structured flow graph 6M Explain in briefly about global optimization b 6M (OR) 9. What is Flow-graph. Explain how given program can be convened into flow 6M a Explain in detail about copy propagation with an example b 6M **UNIT-V**

6M

6M

6M

6M

Explain in detail about machine dependent code optimization

Explain in detail about object code forms and give examples

Discuss in detail about the issues in the design of a code generator

Explain simple strategy to generate assemble code from quadruple

10.

11. a

a

b

b