# Deep Learning for Temporal Logics

Frederik Schmitt, Christopher Hahn, Jens U. Kreber, Markus N. Rabe, Bernd Finkbeiner

6th Conference on Artificial Intelligence and Theorem Proving


September 6, 2021







### **Deep Learning for Formal Methods**



# **Examples of Related Work**

#### **NeuroSAT**

Selsam, D., Lamm, M., Bünz, B., Liang, P., de Moura, L., Dill, D.L.: Learning a SAT Solver from Single-Bit Supervision. ICLR 2019

#### **FastSMT**

Balunović, M., Bielik, P., Vechev, M.: Learning to Solve SMT Formulas. NeurIPS 2018


#### **DeepHOL**


Bansal, K., Loos, S.M., Rabe, M.N., Szegedy, C., Wilcox, S.: HOList: An Environment for Machine Learning of Higher-Order Theorem Proving. ICML 2019

#### DeepMath


Alemi, A. A., Chollet, F., Een, N., Irving, G., Szegedy, C., Urban, J.: DeepMath: Deep Sequence Models for Premise Selection. NeurIPS 2016

### **Deep Learning for Temporal Logics**







<sup>&</sup>lt;sup>1</sup> Pnueli, A.: The Temporal Logic of Programs. 18th Annual Symposium on Foundations of Computer Science, Providence, Rhode Island, USA, 1977



<sup>&</sup>lt;sup>1</sup> Pnueli, A.: The Temporal Logic of Programs. 18th Annual Symposium on Foundations of Computer Science, Providence, Rhode Island, USA, 1977



<sup>&</sup>lt;sup>1</sup> Pnueli, A.: The Temporal Logic of Programs. 18th Annual Symposium on Foundations of Computer Science, Providence, Rhode Island, USA, 1977



<sup>&</sup>lt;sup>1</sup> Pnueli, A.: The Temporal Logic of Programs. 18th Annual Symposium on Foundations of Computer Science, Providence, Rhode Island, USA, 1977

#### Eventually

$$\Diamond a := \text{true } \bigcup a$$

#### Globally

$$\square a := \neg \Diamond \neg a \qquad \stackrel{a}{\longrightarrow} \stackrel{a}{\longrightarrow} \stackrel{a}{\longrightarrow} \cdots$$


<sup>&</sup>lt;sup>1</sup> Pnueli, A.: The Temporal Logic of Programs. 18th Annual Symposium on Foundations of Computer Science, Providence, Rhode Island, USA, 1977


# Part 1: Trace Generation

# Part 2: Circuit Synthesis

Trace  $\pi \models LTL$  Formula  $\varphi$ 

Circuit  $C \models LTL$  Specification  $\varphi$ 






Hahn, C., S., F., Kreber, J.U., Rabe, M.N., Finkbeiner, B.: Teaching Temporal Logics to Neural Networks. ICLR 2021 S., F., Hahn, C., Rabe, M.N., Finkbeiner, B.: Neural Circuit Synthesis from Specification Patterns. arXiv Preprint 2021

# Part 1: Trace Generation

# Part 2: Circuit Synthesis

Trace  $\pi \models LTL$  Formula  $\varphi$ 




Circuit  $C \models LTL$  Specification  $\varphi$ 



Hahn, C., S., F., Kreber, J.U., Rabe, M.N., Finkbeiner, B.: Teaching Temporal Logics to Neural Networks. ICLR 2021 S., F., Hahn, C., Rabe, M.N., Finkbeiner, B.: Neural Circuit Synthesis from Specification Patterns. arXiv Preprint 2021


#### **Trace Generation Problem**

$$(a \cup (b \wedge c)) \wedge (a \cup (\neg b \wedge c)) \wedge (a \cup (\neg b \wedge \neg c))$$



#### **Trace Generation Problem**

$$(a \cup (b \wedge c)) \wedge (a \cup (\neg b \wedge c)) \wedge (a \cup (\neg b \wedge \neg c))$$




The LTL Trace Generation Problem is PSPACE-complete.

### **Classic Trace Generation**

$$\varphi = (a \cup (b \wedge c)) \wedge (a \cup (\neg b \wedge c)) \wedge (a \cup (\neg b \wedge \neg c))$$

Büchi Automaton  $A_{\varphi}$ 



### **Classic Trace Generation**


$$\varphi = (a \ \mathsf{U} \ (b \land c)) \land (a \ \mathsf{U} \ (\neg b \land c)) \land (a \ \mathsf{U} \ (\neg b \land \neg c))$$

 $(a \land \neg b \land c) \lor (a \land b \land \neg c) \quad (a \land b) \lor (a \land c)$ 

### **Classic Trace Generation**

$$\varphi = (a \cup (b \wedge c)) \wedge (a \cup (\neg b \wedge c)) \wedge (a \cup (\neg b \wedge \neg c))$$


Büchi Automaton  $A_{\varphi}$ 



The number of states can be exponential in  $|\phi|$ .



<sup>&</sup>lt;sup>1</sup> Vaswani, A., Shazeer, N., Parmar, N., Uszkoreit, J., Jones, L., Gomez, A.N., Kaiser, L., Polosukhin, I.: Attention is All you Need. NeurIPS 2017



<sup>&</sup>lt;sup>1</sup> Vaswani, A., Shazeer, N., Parmar, N., Uszkoreit, J., Jones, L., Gomez, A.N., Kaiser, L., Polosukhin, I.: Attention is All you Need. NeurIPS 2017

<sup>&</sup>lt;sup>2</sup>Kuhtz, L., Finkbeiner, B.: LTL Path Checking is Efficiently Parallelizable. ICALP 2009


#### **Datasets**


#### LTLRandom35

- 1,000,000 formula-trace pairs
- Generated randomly
- Uniformly distributed in formula size

#### LTLPattern126


- 1,664,487 formula-trace pairs
- Constructed from formula patterns<sup>1</sup>
- Conjunctions of patterns are hard to solve






<sup>&</sup>lt;sup>1</sup> Dwyer, M. B., Avrunin, G.S., Corbett, J.C.: Property Specification Patterns for Finite-State Verification. 2017

#### **Performance Measures**




#### **Performance Measures**





#### **Results - LTLRandom35**






#### **Results - LTLRandom35**







Tree positional encoding: Shiv, V. L. and Quirk, C.: Novel positional encodings to enable tree-based transformers. NeurIPS 2019

#### **Results - LTLPattern126**






#### **Results - LTLPattern126**



# Part 1: Trace Generation


Trace  $\pi \models LTL$  Formula  $\varphi$ 



- Semantic generalization
- Generalization to larger formulas with tree positional encoding

# Part 2: Circuit Synthesis


Circuit  $C \models LTL$  Specification  $\varphi$ 



Hahn, C., S., F., Kreber, J.U., Rabe, M.N., Finkbeiner, B.: Teaching Temporal Logics to Neural Networks. ICLR 2021 S., F., Hahn, C., Rabe, M.N., Finkbeiner, B.: Neural Circuit Synthesis from Specification Patterns. arXiv Preprint 2021

# Part 1: Trace Generation


Trace  $\pi \models LTL$  Formula  $\varphi$ 



- Semantic generalization
- Generalization to larger formulas with tree positional encoding

# Part 2: Circuit Synthesis

Circuit  $C \models LTL$  Specification  $\varphi$ 



Hahn, C., S., F., Kreber, J.U., Rabe, M.N., Finkbeiner, B.: Teaching Temporal Logics to Neural Networks. ICLR 2021 S., F., Hahn, C., Rabe, M.N., Finkbeiner, B.: Neural Circuit Synthesis from Specification Patterns. arXiv Preprint 2021

#### **Church's Problem**



"Given a requirement which a circuit is to satisfy (...). The synthesis problem is then to find recursion equivalences representing a circuit that satisfies the given requirement (or alternatively, to determine that there is no such circuit)."


Alonzo Church, 1957

### **Church's Problem**



"Given a requirement which a circuit is to satisfy (...). The synthesis problem is then to find recursion equivalences representing a circuit that satisfies the given requirement (or alternatively, to determine that there is no such circuit)."

Alonzo Church, 1957




#### **Church's Problem**



"Given a requirement which a circuit is to satisfy (...). The synthesis problem is then to find recursion equivalences representing a circuit that satisfies the given requirement (or alternatively, to determine that there is no such circuit)."

Alonzo Church, 1957



# **Classic LTL Synthesis**

#### Bounded Synthesis<sup>1</sup>

#### Game-based Synthesis<sup>2</sup>

Specification

increase bound
Constraint System

**Deterministic Automaton** 

Game on State Graph

Circuit / Unrealizable


The LTL Synthesis Problem is 2EXPTIME-complete<sup>3</sup>.

<sup>&</sup>lt;sup>1</sup> Schewe, S., Finkbeiner, B.: Bounded Synthesis. ATVA 2007

<sup>&</sup>lt;sup>2</sup> Büchi, J.R., Landweber, L.H.: Solving Sequential Conditions by Finite-State Strategies. Transactions of the American Mathematical Society Vol. 183 1969

<sup>&</sup>lt;sup>3</sup>Pnueli, A., Rosner, R.: On the Synthesis of a Reactive Module. POPL 1989

Specification  $\varphi$   $\to$  Hierarchical Transformer  $\to$  Circuit C



<sup>&</sup>lt;sup>1</sup> Li, W., Yu, L., Wu, Y., Paulson, L.C.: IsarStep: a Benchmark for High-level Mathematical Reasoning. ICLR 2021

#### **Data Generation from Specification Patterns**

$$\Box (r_1 \Rightarrow \Diamond g_1)$$

$$\wedge \Box (r_2 \Rightarrow \Diamond g_2)$$

$$\land \Box \neg (g_1 \land g_2)$$

Response

Response

**Mutual Exclusion** 

$$AP = I \cup O$$

$$I = \{r_1, r_2\}$$

$$O = \{g_1, g_2\}$$

#### **Data Generation from Specification Patterns**

$$\Box (r_1 \Rightarrow \Diamond g_1)$$

$$\wedge \square (r_2 \Rightarrow \lozenge g_2)$$

$$\land \Box \neg (g_1 \land g_2)$$

Response

Response

**Mutual Exclusion** 

$$AP = I \cup O$$

$$I = \{r_1, r_2\}$$

$$O = \{g_1, g_2\}$$

Conjunctions of smaller guarantees

#### **Data Generation from Specification Patterns**

$$\Box (r_1 \Rightarrow \Diamond g_1)$$

$$\wedge \square (r_2 \Rightarrow \lozenge g_2)$$

$$\land \Box \neg (g_1 \land g_2)$$

Response

Response

**Mutual Exclusion** 

$$AP = I \cup O$$

$$I = \{r_1, r_2\}$$

$$O = \{g_1, g_2\}$$

Conjunctions of smaller guarantees

Frequent patterns

#### **Data Generation from Specification Patterns**

$$AP = I \cup O$$

$$I = \{r_1, r_2\}$$

$$O = \{g_1, g_2\}$$

Conjunctions of smaller guarantees

Frequent patterns

### **Data Generation from Specification Patterns**

$$AP = I \cup O$$


$$I = \{r_1, r_2\}$$

$$O = \{g_1, g_2\}$$

Conjunctions of smaller guarantees

Frequent patterns Assumptions

### **Data Generation from Specification Patterns**



$$AP = I \cup O$$

$$I = \{r_1, r_2\}$$

$$O = \{g_1, g_2\}$$

Conjunctions of smaller guarantees

Frequent patterns Assumptions


 $assumption_1 \land ... \land assumption_m \Rightarrow guarantee_1 \land ... \land guarantee_n$ 

#### **Data Generation from Specification Patterns**

346 SYNTCOMP<sup>1</sup> Specifications


<sup>&</sup>lt;sup>1</sup> http://www.syntcomp.org

#### **Data Generation from Specification Patterns**



<sup>&</sup>lt;sup>1</sup> http://www.syntcomp.org

#### **Data Generation from Specification Patterns**



<sup>&</sup>lt;sup>1</sup> http://www.syntcomp.org


#### Hierarchical Transformer<sup>1</sup>

AIGER Circuit C **Hierarchical Transformer** 

$$\Box (r_1 \Rightarrow \Diamond g_1) \quad \Box (r_2 \Rightarrow \Diamond g_2) \quad \Box \neg (g_1 \land g_2)$$


<sup>1</sup> Li, W., Yu, L., Wu, Y., Paulson, L.C.: IsarStep: a Benchmark for High-level Mathematical Reasoning. ICLR 2021

#### Hierarchical Transformer<sup>1</sup>



<sup>1</sup> Li, W., Yu, L., Wu, Y., Paulson, L.C.: IsarStep: a Benchmark for High-level Mathematical Reasoning. ICLR 2021

#### Hierarchical Transformer<sup>1</sup>




<sup>1</sup> Li, W., Yu, L., Wu, Y., Paulson, L.C.: IsarStep: a Benchmark for High-level Mathematical Reasoning. ICLR 2021

### **Neural LTL Synthesis Results**


#### **Test Set**

	Beam Size 1	Beam Size 4	Beam Size 8	Beam Size 16
Test Set	53.6	70.4	75.8	79.9



# Neural LTL Synthesis Results SYNTCOMP<sup>1</sup>

	Beam Size 1	Beam Size 4	Beam Size 8	Beam Size 16
Test Set	53.6	70.4	75.8	79.9
SYNTCOMP	51.9	60.0	63.6	66.8




<sup>&</sup>lt;sup>1</sup> http://www.syntcomp.org

### **Neural LTL Synthesis Results**

#### **Timeouts**


	Beam Size 1	Beam Size 4	Beam Size 8	Beam Size 16
Test Set	53.6	70.4	75.8	79.9
SYNTCOMP	51.9	60.0	63.6	66.8
Timeouts	11.7	21.1	25.9	30.1



### **Neural LTL Synthesis Results**

#### Smart Home<sup>1</sup>


	Beam Size 1	Beam Size 4	Beam Size 8	Beam Size 16
Test Set	53.6	70.4	75.8	79.9
SYNTCOMP	51.9	60.0	63.6	66.8
Timeouts	11.7	21.1	25.9	30.1
Smart Home	22.9	31.4	44.8	40.0



<sup>&</sup>lt;sup>1</sup> J.A.R.V.I.S. TSL/TLSF Benchmark Suite, 2021.

## Part 1: Trace Generation

#### Trace $\pi \models LTL$ Formula $\varphi$



- Semantic generalization
- Generalization to larger formulas with tree positional encoding

## Part 2: Circuit Synthesis

Circuit  $C \models LTL$  Specification  $\varphi$ 




- Circuit synthesis end-to-end
- Generalizes to SYNTCOMP benchmarks

Hahn, C., S., F., Kreber, J.U., Rabe, M.N., Finkbeiner, B.: Teaching Temporal Logics to Neural Networks. ICLR 2021 S., F., Hahn, C., Rabe, M.N., Finkbeiner, B.: Neural Circuit Synthesis From Specification Patterns. arXiv Preprint 2021

## Part 1: Trace Generation


## Part 2: Circuit Synthesis

Trace  $\pi \models LTL$  Formula  $\varphi$ 



- Semantic generalization
- Generalization to larger formulas with tree positional encoding

Circuit  $C \models LTL$  Specification  $\varphi$ 



- Circuit synthesis end-to-end
- Generalizes to SYNTCOMP benchmarks

With deep learning new types of fast algorithms for verification and synthesis can be developed.

Hahn, C., S., F., Kreber, J.U., Rabe, M.N., Finkbeiner, B.: Teaching Temporal Logics to Neural Networks. ICLR 2021 S., F., Hahn, C., Rabe, M.N., Finkbeiner, B.: Neural Circuit Synthesis From Specification Patterns. arXiv Preprint 2021