

Parity – Error Detection

Don't Care


Universal Gates

Confusion (F and F')

K-Maps


Boolean Algebra


Etc.




UNIVERSAL GATES

- X NAND and NOR are universal gates.
- X Universal gate because they can be used to implement any logic gate
- X The small circle (bubble) at the output of the graphic symbol of a NOT gate is formally called a negation indicator and designates the logical complement.








UNIVERSAL GATES


- X NAND and NOR gates are economical, easy to fabricate and used as the basic gates used in all IC digital logic families.
- X AND is implemented as an NAND gate followed by inverter (Not the other way Round)
- X OR is implemented as a NOR gate followed by inverter (Not the other way Round)

9

UNIVERSAL GATES


X To prove that any Boolean function can be implemented using only NAND gates, it can be shown that the AND, OR, and NOT operations can be performed using only these gates.





AND USING ONLY NAND GATES

X Using NAND as AND




13

13

OR USING ONLY NAND GATES

X Using NAND implementing equivalent OR



X Thus, the NAND gate is a universal gate since it can implement the AND, OR and NOT functions.

14

NOT, AND, OR USING NOR

X To prove that any Boolean function can be implemented using only NOR gates, it can be shown that the AND, OR, and NOT operations can be performed using only these gates.

15


15


INVERTER USING ONLY NOR GATE

X First Method:




16





AND USING ONLY NOR GATES



X Thus, the NOR gate is a universal gate since it can implement the AND, OR and NOT functions.

19

19

EQUIVALENT GATES - SUMMARY

$$\bigcirc \equiv \bigcirc$$

$$\bigcirc \equiv \bigcirc$$

$$\bigcirc \equiv \bigcirc$$

AND Gate and OR Gate Equivalents

20


EQUIVALENT GATES (1)


- X Some important cases of gate equivalence
- X A NAND gate is equivalent to an inverted-input OR gate.





21


21











TWO-LEVEL IMPLEMENTATIONS - RECALL

- X Boolean functions in either SOP or POS forms can be implemented using 2-Level implementations.
- X For SOP forms AND gates will be in the first level and a single OR gate will be in the second level.
- X For POS forms OR gates will be in the first level and a single AND gate will be in the second level.
- X Note that using inverters to complement input variables is not counted as a level.

2

27


TWO-LEVEL IMPLEMENTATIONS


X SOP forms can be implemented using only NAND gates, while POS forms can be implemented using only NOR gates.


<u>Example 1</u>: Implement the following SOP function using only universal gates.

$$F = XZ + Y'Z + X'YZ$$

X Being an SOP expression, it is implemented in 2-levels as shown in the figure.










EXAMPLE 2


- X Implement the following POS function F = (X+Z) (Y'+Z) (X'+Y+Z)
- X It should be implemented in 2-levels
- X POS → NOR


32




















Digital Design Spring 2024 Instructor: Ms. Umarah Qaseem.