




1




2



6



7



8

MATERIAL TO BE USED IN IOT LAB

- X ESP8266 V3 (550/-)
- X ESP8266 V2 (650/-)
- X DHT11 (240/-)
- X SR04 (170/-)
- X Water Level Sensor (70/-)

9

BINARY MULTIPLIER

- X Multiplication of binary numbers is done in the same way as decimal numbers
- X Multiplicand B is multiplied by the multiplier A starting from the LSB.
- X Successive partial products are shifted one position from the left and the final product is obtained from the sum of partial products.

$$\begin{array}{r}
 \begin{array}{cc} B_1 & B_0 \\ A_1 & A_0 \\ \hline A_0B_1 & A_0B_0 \end{array} \\
 \begin{array}{cc} A_1B_1 & A_1B_0 \\ \hline C_3 & C_2 & C_1 & C_0 \end{array}
 \end{array}$$

10

10

BINARY MULTIPLIER

2-Bit by 2-Bit Binary Multiplier




Fig. 4-15 2-Bit by 2-Bit Binary Multiplier

11

11

BINARY MULTIPLIER

B3 B2 B1 B0
A2 A1 A0

A0B3 A0B2 A0B1 A0B0

A1B3 A1B2 A1B1 A1B0

A2B3 A2B2 A2B1 A2B0

$J \times K$

4-Bit by 3-Bit Binary Multiplier




Fig. 4-16 4-Bit by 3-Bit Binary Multiplier

12

12

MULTIPLIER – LAST CLASS QUERIES

X 4-bit x 3-bit multiplier

X $J=3, K=4$

X How many AND gates


X $J \times K$ gates

X How many adders

X $(J-1) K$ -bit adders

X How many output bits

X $J + K$ bits



13

PRACTICE EXERCISES


- x Design a 3-bit by 4-bit multiplier
- x Design a 4-bit by 4-bit multiplier

14


14

$K = 4$ $J = 3$ And Gates = $J \times K$ $= 4 \times 3$ $= 12$ <hr/> Output bits = $J + K$ $= 4 + 3$ $= 7$		<u>MULTIPLIER</u>			
		B_3	B_2	B_1	B_0
			A_2	A_1	A_0
		$A_0 B_3$	$A_0 B_2$	$A_0 B_1$	$A_0 B_0$
	$A_1 B_3$	$A_1 B_2$	$A_1 B_1$	$A_1 B_0$	
		$A_2 B_1$	$A_2 B_0$		
	$A_2 B_3$	$A_2 B_2$			
C_6	C_5	C_4	C_3	C_2	C_1
					C_0

15



16



17

MAGNITUDE COMPARATOR

X Definition: A magnitude comparator is a combinational circuit that compares two numbers A & B to determine whether:

X $A > B$, or

X $A = B$, or

X $A < B$

X Inputs

X First n-bit number A

X Second n-bit number B


X Outputs

X 3 output signals (GT, EQ, LT), where:

■ $GT = 1$ IFF $A > B$

■ $EQ = 1$ IFF $A = B$

■ $LT = 1$ IFF $A < B$



Note: Exactly One of these 3 outputs equals 1, while the other 2 outputs are 0's

18

18


MAGNITUDE COMPARATOR (4 BIT)

X Problem: Design a magnitude comparator that compares two 4-bit numbers A and B and determines whether:

X $A > B$, or

X $A = B$, or

X $A < B$




19

19

MAGNITUDE COMPARATOR (4 BIT)

- X Inputs: 8-bits ($A \Rightarrow 4\text{-bits}$, $B \Rightarrow 4\text{-bits}$)
 - X A and B are two 4-bit numbers
- X Let $A = A_3A_2A_1A_0$, and
- X Let $B = B_3B_2B_1B_0$
- X Inputs have 2^8 (256) possible combinations (size of truth table and K-map?)
- X Not easy to design using conventional techniques



The circuit possesses certain amount of regularity
 \Rightarrow can be designed algorithmically.

20

20

Designing EQ

MAGNITUDE COMPARATOR (4 BIT)

$$\begin{array}{l} A = A_3 A_2 A_1 A_0 \\ B = B_3 B_2 B_1 B_0 \end{array}$$

Can you think of an operator which is 1
 when both inputs are 1 or both inputs are 0

XNOR



21

21

MAGNITUDE COMPARATOR

X How can we determine that two numbers are equal?

X Equal if every digit is equal

■ $A_3A_2A_1A_0 = B_3B_2B_1B_0$ if and only if

$A_3 = B_3$ and $A_2 = B_2$ and $A_1 = B_1$ and $A_0 = B_0$

X Which gate?

X XNOR (Equivalence)

22

COMPARATOR

Case 1: $A = B$

A	B	XOR	XNOR
0	0	0	1
0	1	1	0
1	0	1	0
1	1	0	1

A_3	A_2	A_1	A_0
B_3	B_2	B_1	B_0
x_3	x_2	x_1	x_0

$A=B$ If $x_3 \cdot x_2 \cdot x_1 \cdot x_0 = 1$

where

$$x_3 = \overline{A_3 \oplus B_3} = \overline{A_3 B_3' + A_3' B_3}$$

$$x_2 = \overline{A_2 \oplus B_2} = \overline{A_2 B_2' + A_2' B_2}$$

$$x_1 = \overline{A_1 \oplus B_1} = \overline{A_1 B_1' + A_1' B_1}$$

$$x_0 = \overline{A_0 \oplus B_0} = \overline{A_0 B_0' + A_0' B_0}$$

23

MAGNITUDE COMPARATOR (4 BIT)

Designing EQ

X Define $X_i = A_i \text{ XNOR } B_i$; $A_i B_i + A_i' B_i'$

X $\rightarrow X_i = 1$ IFF $A_i = B_i \forall i = 0, 1, 2$
and 3

X $\rightarrow X_i = 0$ IFF $A_i \neq B_i$

X Therefore, the condition for $A = B$ or $EQ=1$ IFF

X $A_3 = B_3 \rightarrow (X_3 = 1)$, and

X $A_2 = B_2 \rightarrow (X_2 = 1)$, and

X $A_1 = B_1 \rightarrow (X_1 = 1)$, and

X $A_0 = B_0 \rightarrow (X_0 = 1)$.

X Thus, $EQ=1$ IFF $X_3 X_2 X_1 X_0 = 1$. In other words, $EQ = X_3 X_2 X_1 X_0$


$$A = A_3 A_2 A_1 A_0$$

$$B = B_3 B_2 B_1 B_0$$

24

24

MAGNITUDE COMPARATOR (4 BIT)




$$x_0 = (A_0' B_0 + A_0 B_0')' = A_0 B_0 + A_0' B_0'$$

XNOR

25

25



26

MAGNITUDE COMPARATOR (4 BIT)

Designing LT & GT

■ GT = 1 if $A > B$:

- If $A_3 > B_3 \rightarrow A_3 = 1$ and $B_3 = 0$
- If $A_3 = B_3$ and $A_2 > B_2$
- If $A_3 = B_3$ and $A_2 = B_2$ and $A_1 > B_1$
- If $A_3 = B_3$ and $A_2 = B_2$ and $A_1 = B_1$ and $A_0 > B_0$

$$GT = (A > B) = A_3B_3' + x_3A_2B_2' + x_3x_2A_1B_1' + x_3x_2x_1A_0B_0'$$

$$LT = (A < B) = A_3'B_3 + x_3A_2'B_2 + x_3x_2A_1'B_1 + x_3x_2x_1A_0'B_0$$

Compare: $A = 1010$ and $B = 0101 \rightarrow (A > B) = 1$

$A = 0101$ and $B = 1010 \rightarrow (A < B) = 1$

27


27

MAGNITUDE COMPARATOR (4 BIT)

\times $EQ = X_3 X_2 X_1 X_0$

\times $GT = A_3 B_3' + X_3 A_2 B_2' + X_3 X_2 A_1 B_1' + X_3 X_2 X_1 A_0 B_0'$

\times $LT = B_3 A_3' + X_3 B_2 A_2' + X_3 X_2 B_1 A_1' + X_3 X_2 X_1 B_0 A_0'$



28


28

MAGNITUDE COMPARATOR (4 BIT)

\times $EQ = X_3 X_2 X_1 X_0$


\times $GT = A_3 B_3' + X_3 A_2 B_2' + X_3 X_2 A_1 B_1' + X_3 X_2 X_1 A_0 B_0'$

\times $LT = B_3 A_3' + X_3 B_2 A_2' + X_3 X_2 B_1 A_1' + X_3 X_2 X_1 B_0 A_0'$



29


29



30

DECODERS

A decoder is a combinational circuit that converts binary information from n input lines to $\leq 2^n$ unique output lines




31

31

DECODERS

- X A decoder selects one output based on binary input
- X Converts n -bit code into 2^n outputs, only one being active for any combination of inputs
- X Selects output x if input is binary representation of x
- X Also called n -to- m line decoders for example:
 - X 2-to-4 line decoder
 - X 3-to-8 line decoder



32

32

DECODERS

- X Selection of any kind
 - X Microprocessor memory system: selecting different banks of memory.
 - X Microprocessor I/O: Selecting different devices.
- X Implementing arbitrary logic functions

33


33

DECODER EXAMPLES

X 1-to-2-line Decoder

A	D ₀	D ₁
0	1	0
1	0	1

(a)



(b)

34

34

DECODER EXAMPLES

X 2-to-4-Line Decoder

A ₁	A ₀	D ₀	D ₁	D ₂	D ₃
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

35


35

DECODER EXAMPLES

X 2-to-4-Line Decoder

A_1	A_0	D_0	D_1	D_2	D_3
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

(a)



36

36

DECODER EXAMPLES

X 3-to-8-Line Decoder

37

37

DECODER EXAMPLES

X 3-to-8-Line Decoder

Binary Inputs			Outputs							
			D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1

• Three inputs are decoded into eight outputs, each representing one of the minterms of the three input variable

• If the input corresponds to minterm m_i then the decoder output D_i will be the corresponding single output

38

38

3-TO-8-LINE DECODER


X When is output 0 chosen?

X If $x' y' z'$

X When is output 1 chosen?

X If $x' y' z$


X ... and so on ...



39


39

3-TO-8-LINE DECODER



40

40




41

DECODER WITH ENABLE INPUT

- ✗ The decoder is enabled when $EN = 1$. The output whose value = 1 represents the minterm is selected by inputs A and B .
- ✗ The decoder is disabled when $EN = 0 \rightarrow D_0 \dots D_3 = 0$

EN	A ₁	A ₀	D ₀	D ₁	D ₂	D ₃
0	X	X	0	0	0	0
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1

(a)



(b)

42


42

DECODER WITH ENABLE INPUT

- ✗ A Decoder with enable input is called a **demultiplexer**.
- ✗ Demultiplexer receives information from a single line and directs it to the output lines.

EN	A ₁	A ₀	D ₀	D ₁	D ₂	D ₃
0	X	X	0	0	0	0
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1

(a)




(b)

43

43

DEMULTIPLEXER




44

44

DEMULTIPLEXER

- X A demultiplexer “connects” a data input to one and only one output. The selected output is specified by a decoding of the control inputs.


D	A	B	F3	F2	F1	F0
D	0	0	0	0	0	D
D	0	1	0	0	D	0
D	1	0	0	D	0	0
D	1	1	D	0	0	0




45

45

1 TO 4 DEMUX



46



47

DECODER WITH ENABLE


- X EN is called a Control Signal
- X Control Signals can be
 - X Active High Signal
 - $EN = 1$ – Turns “ON” Decoder
 - X Active Low Signal
 - $EN = 0$ – Turns “ON” Decoder

48

48

DECODER WITH ENABLE INPUT - NAND

- X 2-to-4 line decoder with *Enable* - NAND implementation
- X Circuit generates output only if *Enable* is selected ($E=0$)
- X If disabled ($E=1$), no output line is picked
- X Truth table for NAND decoder
- X Complemented outputs and *Enable*



E	A	B	D_0	D_1	D_2	D_3
1	X	X	1	1	1	1
0	0	0	0	1	1	1
0	0	1	1	0	1	1
0	1	0	1	1	0	1
0	1	1	1	1	1	0


(a) Logic diagram

(b) Truth table

49

49

USING ENABLE INPUT FOR EXPANSION




50

50

ADVANCED DECODER

- X Enable bit allows construction of large decoders using smaller ones
- X **Example:** Construct a 4-to-16 decoder only using 3-to-8 decoders



51


A 4x16 DECODER

When $w = 1$, the top decoder is disabled and the bottom is enabled.

Bottom decoder generates 8 minterms 1000 to 1111, while the top decoder outputs are 0's.

When $w = 0$, the top decoder is enabled and the bottom is disabled.

Top decoder generates 8 minterms 0000 to 0111, while the bottom decoder outputs are 0's.



52

52

IMPLEMENTING FUNCTIONS WITH DECODERS

✗ Implement m functions of n variables with:

- ✗ Sum-of-minterms expressions
- ✗ One n -to- 2^n -line decoder
- ✗ m OR gates, one for each output

✗ Approach

- ✗ Find the minterms for each output function
- ✗ OR the minterms together

53

53

EXAMPLE: FULL ADDER WITH DECODER

X The sum and carry outputs of a full adder are given by:

$$S(x, y, z) = \Sigma(1, 2, 4, 7)$$

$$C(x, y, z) = \Sigma(3, 5, 6, 7)$$

A	B	C _{in}	S	C
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1


54

54

EXAMPLE: FULL ADDER WITH DECODER

$$S(x, y, z) = \Sigma(1, 2, 4, 7)$$


$$C(x, y, z) = \Sigma(3, 5, 6, 7)$$




55

55

ENCODERS AND DECODERS



ONLY ONE INPUT
ACTIVATED AT A TIME
BINARY CODE OUTPUT



BINARY CODE INPUT
ONLY ONE OUTPUT
ACTIVATED AT A
TIME

56

56

REFERENCES

- X Chapter 3 – Digital Design Morris Mano
- X Template is taken from slides carnival.

Slides Carnival

57