



1



4

DECODERS

A decoder is a combinational circuit that converts binary information from n input lines to $\leq 2^n$ unique output lines




5

5

DECODERS

- X A decoder selects one output based on binary input
- X Converts n -bit code into 2^n outputs, only one being active for any combination of inputs
- X Selects output x if input is binary representation of x
- X Also called n -to- m line decoders for example:
 - X 2-to-4 line decoder
 - X 3-to-8 line decoder



6

6

DECODER EXAMPLES

X 3-to-8-Line Decoder

Binary Inputs			Outputs							
			D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1


• Three inputs are decoded into eight outputs, each representing one of the minterms of the three input variable

• If the input corresponds to minterm m_i then the decoder output _{i} will be the corresponding single output

7


7

3-TO-8-LINE DECODER



8

8




9

DECODER WITH ENABLE INPUT

- X The decoder is enabled when $EN = 1$. The output whose value = 1 represents the minterm is selected by inputs A and B .
- X The decoder is disabled when $EN = 0 \rightarrow D_0 \dots D_3 = 0$

EN	A ₁	A ₀	D ₀	D ₁	D ₂	D ₃
0	X	X	0	0	0	0
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1

(a)



(b)

10


10

DECODER WITH ENABLE INPUT

- ✗ A Decoder with enable input is called a **demultiplexer**.
- ✗ Demultiplexer receives information from a single line and directs it to the output lines.

EN	A ₁	A ₀	D ₀	D ₁	D ₂	D ₃
0	X	X	0	0	0	0
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1

(a)




(b)

11

11

DEMULTIPLEXER



DATA input is transmitted to only one of the outputs as determined by select input code.


12

12

DEMULTIPLEXER

- X A demultiplexer “connects” a data input to one and only one output. The selected output is specified by a decoding of the control inputs.


D	A	B	F3	F2	F1	F0
D	0	0	0	0	0	D
D	0	1	0	0	D	0
D	1	0	0	D	0	0
D	1	1	D	0	0	0



13


13

1 TO 4 DEMUX



14

14



15

DECODER WITH ENABLE

X EN is called a Control Signal

X Control Signals can be

X Active High Signal

■ EN = 1 – Turns “ON” Decoder

X Active Low Signal


■ EN=0 – Turns “ON” Decoder

16

16

DECODER WITH ENABLE INPUT - NAND

- X 2-to-4 line decoder with *Enable* - NAND implementation
- X Circuit generates output only if *Enable* is selected ($E=0$)
- X If disabled ($E=1$), no output line is picked
- X Truth table for NAND decoder
- X Complemented outputs and *Enable*



E	A	B	D ₀	D ₁	D ₂	D ₃
1	X	X	1	1	1	1
0	0	0	0	1	1	1
0	0	1	1	0	1	1
0	1	0	1	1	0	1
0	1	1	1	1	1	0


(a) Logic diagram

(b) Truth table

17

17

USING ENABLE INPUT FOR EXPANSION




18

18

ADVANCED DECODER

- X Enable bit allows construction of large decoders using smaller ones
- X **Example:** Construct a 4-to-16 decoder only using 3-to-8 decoders



19


A 4x16 DECODER

When $w = 1$, the top decoder is disabled and the bottom is enabled.

Bottom decoder generates 8 minterms 1000 to 1111, while the top decoder outputs are 0's.

When $w = 0$, the top decoder is enabled and the bottom is disabled.

Top decoder generates 8 minterms 0000 to 0111, while the bottom decoder outputs are 0's.



20

20

IMPLEMENTING FUNCTIONS WITH DECODERS

X Implement m functions of n variables with:

- X Sum-of-minterms expressions
- X One n -to- 2^n -line decoder
- X m OR gates, one for each output

X Approach

- X Find the minterms for each output function
- X OR the minterms together

21

21

EXAMPLE: FULL ADDER WITH DECODER

X The sum and carry outputs of a full adder are given by:

$$S(x, y, z) = \Sigma(1, 2, 4, 7)$$

$$C(x, y, z) = \Sigma(3, 5, 6, 7)$$

A	B	C _{in}	S	C
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1


22

22

EXAMPLE: FULL ADDER WITH DECODER

$$S(x, y, z) = \Sigma(1, 2, 4, 7)$$


$$C(x, y, z) = \Sigma(3, 5, 6, 7)$$




23

23

ENCODERS AND DECODERS




ONLY ONE INPUT
ACTIVATED AT A TIME
BINARY CODE OUTPUT



BINARY CODE INPUT
ONLY ONE OUTPUT
ACTIVATED AT A
TIME

24

24



25

ENCODERS

- X Encoding - the opposite of decoding
- X Circuits that perform encoding are called *encoders*
- X An encoder has 2^n (or fewer) input lines and n output lines which generate the binary code corresponding to the input values
- X Typically, an encoder converts a code containing exactly one bit that is 1, to a binary code corresponding to the position in which the 1 appears.

26

26

27

27

ENCODERS

X *Encoder: translates 2^n input lines into n output lines*

X Input: 2^n lines

X Output: n bits

X Output is binary coding of input that is 1

28

28

ENCODER – TRUTH TABLE

Inputs								Outputs		
D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	A ₂	A ₁	A ₀
0	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	1	0	0	0	1
0	0	0	0	0	1	0	0	0	1	0
0	0	0	0	1	0	0	0	0	1	1
0	0	0	1	0	0	0	0	1	0	0
0	0	1	0	0	0	0	0	1	0	1
0	1	0	0	0	0	0	0	1	1	0
1	0	0	0	0	0	0	0	1	1	1

29

29

ENCODERS

- X Inputs are Minterms
- X Can OR them together appropriately
- X $A_0 = D_1 + D_3 + D_5 + D_7$

Inputs								Outputs		
D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	A ₂	A ₁	A ₀
0	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	1	0	0	0	1
0	0	0	0	0	1	0	0	0	1	0
0	0	0	0	1	0	0	0	0	1	1
0	0	0	1	0	0	0	0	1	0	0
0	0	1	0	0	0	0	0	1	0	1
0	1	0	0	0	0	0	0	1	1	0
1	0	0	0	0	0	0	0	1	1	1

30

30

ENCODERS - ACTIVITY

X Find A_1 and A_2

Inputs								Outputs		
D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	A_2	A_1	A_0
0	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	1	0	0	0	1
0	0	0	0	0	1	0	0	0	1	0
0	0	0	0	1	0	0	0	0	1	1
0	0	0	1	0	0	0	0	1	0	0
0	0	1	0	0	0	0	0	1	0	1
0	1	0	0	0	0	0	0	1	1	0
1	0	0	0	0	0	0	0	1	1	1

31

31

ENCODERS

X $A_0 = D_1 + D_3 + D_5 + D_7$

X $A_1 = D_2 + D_3 + D_6 + D_7$

X $A_2 = D_4 + D_5 + D_6 + D_7$

Inputs								Outputs		
D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	A_2	A_1	A_0
0	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	1	0	0	0	1
0	0	0	0	0	1	0	0	0	1	0
0	0	0	0	1	0	0	0	0	1	1
0	0	0	1	0	0	0	0	1	0	0
0	0	1	0	0	0	0	0	1	0	1
0	1	0	0	0	0	0	0	1	1	0
1	0	0	0	0	0	0	0	1	1	1

32

32

ENCODERS

Can you see any problem here?

$$X \quad A_0 = D_1 + D_3 + D_5 + D_7$$

$$X \quad A_1 = D_2 + D_3 + D_6 + D_7$$

$$X \quad A_2 = D_4 + D_5 + D_6 + D_7$$

Inputs								Outputs		
D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	A ₂	A ₁	A ₀
0	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	1	0	0	0	1
0	0	0	0	0	1	0	0	0	1	0
0	0	0	0	1	0	0	0	0	1	1
0	0	0	1	0	0	0	0	1	0	0
0	0	1	0	0	0	0	0	1	0	1
0	1	0	0	0	0	0	0	1	1	0
1	0	0	0	0	0	0	0	1	1	1

33

33

ENCODERS: PROBLEMS

- X Only one input can be active at a time
 - X Simultaneous active inputs result in undefined output
- X When all inputs are zero
 - X Equal to the case when D₀ is 1
- X Example
 - X If D₃ and D₆ are active simultaneously, what is the output?
 - X 111
- X How can we solve this problem?
 - X What should the output be if multiple lines are active?
 - X Different solutions:
 - Anyone (random)
 - Give priority to lower or higher lines
 - Indicate invalid input (requires extra bit, *valid bit V*)

$$x = D_4 + D_5 + D_6 + D_7$$

$$y = D_2 + D_3 + D_6 + D_7$$

$$z = D_1 + D_3 + D_5 + D_7$$

34

PRIORITY ENCODER

- X Chooses one with highest priority
- X Largest number, usually
- X To solve problem of multiple inputs

Inputs				Outputs	
D ₃	D ₂	D ₁	D ₀	A ₁	A ₀
0	0	0	1	0	0
0	0	1	X	0	1
0	1	X	X	1	0
1	X	X	X	1	1

What if all inputs are zero?

35

35

PRIORITY ENCODER

- X Add another output, why?
- X To solve the problem of all 0s.

Inputs				Outputs		
D ₃	D ₂	D ₁	D ₀	A ₁	A ₀	V
0	0	0	0	X	X	0
0	0	0	1	0	0	1
0	0	1	X	0	1	1
0	1	X	X	1	0	1
1	X	X	X	1	1	1

36

36

PRIORITY ENCODER – WHAT DID WE LEARN SO FAR?

- X Simple encoder, with additional functionality
 - X If multiple inputs are 1, give priority to one of them
- X Example: 4-to-2 priority encoder with priority given to one bit

Inputs				Outputs		
D_0	D_1	D_2	D_3	x	y	V
0	0	0	0	X	X	0
1	0	0	0	0	0	1
X	1	0	0	0	1	1
X	X	1	0	1	0	1
X	X	X	1	1	1	1

Valid bit

- X Which bit has the highest priority?
 - X D_3

37

PRIORITY ENCODER


Inputs				Outputs		
D_0	D_1	D_2	D_3	x	y	V
0	0	0	0	X	X	0
1	0	0	0	0	0	1
X	1	0	0	0	1	1
X	X	1	0	1	0	1
X	X	X	1	1	1	1

Activity
Design it yourself

38

PRIORITY ENCODER

Inputs				Outputs		
D_0	D_1	D_2	D_3	x	y	V
0	0	0	0	X	X	0
1	0	0	0	0	0	1
X	1	0	0	0	1	1
X	X	1	0	1	0	1
X	X	X	1	1	1	1



$$\text{Valid bit } V = D_0 + D_1 + D_2 + D_3$$

39

PRIORITY ENCODER

Inputs				Outputs		
D_3	D_2	D_1	D_0	A_1	A_0	V
0	0	0	0	X	X	0
0	0	0	1	0	0	1
0	0	1	X	0	1	1
0	1	X	X	1	0	1
1	X	X	X	1	1	1

Activity
Design it yourself

$$V = D_0 + D_1 + D_2 + D_3$$

40

40

PRIORITY ENCODER

Inputs				Outputs		
D ₃	D ₂	D ₁	D ₀	A ₁	A ₀	V
0	0	0	0	X	X	0
0	0	0	1	0	0	1
0	0	1	X	0	1	1
0	1	X	X	1	0	1
1	X	X	X	1	1	1

		D ₃ D ₂			
		00	01	11	10
D ₁ D ₀	00	0	1	1	1
	01	1	1	1	1
	00	1	1	1	1
	10	1	1	1	1

For V


$$V = D_0 + D_1 + D_2 + D_3$$

41

41

PRIORITY ENCODER

X Circuit Diagram



$$x = D_2 + D_3$$

$$y = D_3 + D_1 D_2'$$

$$V = D_0 + D_1 + D_2 + D_3$$

42

42

REFERENCES

- X Chapter 4 – Digital Design Morris Mano
- X Logic and Computer Design Fundamentals, 4e, Power Point Slides, 2008 Pearson Education Inc.
- X Digital Design – Amirali Baniasad
- X Template is taken from slides carnival.

Slides Carnival