

Outline Intro and motivation Computational intensity Hardware model

Accelerators

Programming Top500

Performance only?

Open issues

Assignment References

Classification of algorithms and metrics for CPU/GPU architectures

Dimitar Lukarski

Division of Scientific Computing
Department of Information Technology
Uppsala Programming for Multicore Architectures Research Center
(UPMARC)

Uppsala University

Programming of Parallel Computers, March, 2014

200

jilji

D. Lukarski, March, 2014, Uppsala



What You Should Know...

Outline

Computational intensity Intro and motivation

Hardware model Accelerators

Programming Performance only? Top500

Open issues Assignment

- ► Programming in Fortran/C/C++/Java
- Basics in hardware CPU (FP, Cache), RAM, HDD,...
- Concepts of parallel programming
- To have practice OpenMP, pthreads, MPI,...
- ► Know some metric Amdahl's law, Gustafson's law,...
- Parallel programming is FUN!

D. Lukarski, March, 2014, Uppsala



Outline

UPPSALA UNIVERSITET

Outline Intro and motivation Computational intensity

Hardware model

Accelerators Top500

Programming

Performance only? Open issues Assignment References

Introduction and motivation

Computational Intensity

Hardware Model

Accelerator Boards

A Look into Top500

Programming Tips

Is It All About Performance

Open Questions and Topics

Your Not Compulsory Assignment

References and Links

D. Lukarski, March, 2014, Uppsala

500

jilji

UPPSALA UNIVERSITET

Computational intensity Intro and motivation

Hardware model Accelerators

Top500

Programming Performance only?

Assignment References

Open issues

Why multi/many-cores?

Power wall:

- ► Power(Fast Core) > Power(2xSlower Cores)
- Giga-Hertz era has come to an end
- ► Heat and cooling

Memory wall:

► More cycles are needed to get data from the main memory

Memory bandwidth become performance limit in many cases

Instruction level of parallelism (ILP) wall:

- Complex mechanism -> larger area of the chip
- Limited scalability

D. Lukarski, March, 2014, Uppsala


 $\mu \mu$



Moore's Law

UPPSALA UNIVERSITET

Outline
Intro and motivation
Computational intensity
Hardware model Programming
Performance only?
Open issues
Assignment
References Accelerators Top500



2000


jilji

D. Lukarski, March, 2014, Uppsala

UPPSALA UNIVERSITET

Computational intensity Outline Intro and motivation Programming Performance only? Hardware model Accelerators Top500 Assignment References Open issues

Moore's Law, Frequency, Cores



D. Lukarski, March, 2014, Uppsala


php



Moore's Law, Frequency, Cores, Power, Perf



Computational intensity Outline Intro and motivation Performance only? Hardware model Programming Accelerators Assignment References Open issues Top500



500

jilji

D. Lukarski, March, 2014, Uppsala



UPPSALA UNIVERSITET

Computational intensity Intro and motivation

Hardware model Accelerators

Programming Performance only? Top500

Assignment References Open issues

Power Efficiency

Power consumption $P \sim f \ V^2 \sim V^3$

- f clock
- ► V voltage

From 1 core to 2 cores CPUs

- ightharpoonup Decrease by 75% both f and V
- ▶ P will decease by 0.84 (= 2×0.75^3)

50% more performance and 15% less energy

- \blacktriangleright Performance gain: 1.5× (2 × 0.75)
- ightharpoonup Performance/Watt: 1.8 imes (1.5 imes 0.84)

This is only a theoretical model!



Multi/many-cores Device are Everywhere!

Outline Intro and motivation

Computational intensity Hardware model

Accelerators Top500

Performance only? Programming

Open issues Assignment References

► Clusters, HPC systems

PCs

PCs + GPUs

Tablets

Mobile phones

Embedded systems-GPS, DVD players, PS3, Xbox,...

D. Lukarski, March, 2014, Uppsala

500 php



Computational Intensity

Computational intensity

Hardware model

Accelerators

Top500

Intro and motivation

Outline

Programming Performance only?

Assignment References

Open issues



What is the Limit of Our Computer?

Outline Intro and motivation Computational intensity

Hardware model

faster?

Accelerators

Top500

Programming

Performance only? Open issues

Assignment References

► If I buy faster memory - will my program run faster? If I buy faster (perf) CPU - will my program run

If I add a fast accelerator - will my program run faster?

► If yes - how fast?

It all depends on your algorithm!

2000

jilji

D. Lukarski, March, 2014, Uppsala

Computational Intensity UPPSALA UNIVERSITET

Outline

Computational intensity Intro and motivation

Hardware model

Accelerators Top500

Programming Performance only?

Assignment References Open issues

 $CI = rac{\# ext{ Flop}}{\# ext{ Data transfer}}$ '

Data transfer - the number of data needed for the Flop - floating point operations per data operation

D. Lukarski, March, 2014, Uppsala



Outline Intro and motivation Computational intensity

Hardware model Accelerators

Performance only? Programming Top500

Assignment References Open issues

Computational Intensity - Dot Product

Example

 $x^Ty = \alpha$, where $x, y \in \mathbb{R}^N$ and $\alpha \in \mathbb{R}$

To compute α we need to perform 2N flops (mult and add per element).

The data transfer is 2N+1.

$$CI = \frac{2N}{2N+1} = \frac{O(N)}{O(N)}$$

500

jilji

D. Lukarski, March, 2014, Uppsala

UPPSALA UNIVERSITET

Computational Intensity - Dense Matrix-Matrix Multiplication

Outline

Computational intensity Intro and motivation

Hardware model

Accelerators Top500

Programming Performance only?

Assignment References Open issues

Example

A imes B = C, where $A, B, C \in \mathbb{R}^{N imes N}$


for each dot product we need perform 2N flops (mult and To compute C we need to perform \mathbb{N}^2 dot products, add per element).


The data transfer is $N^2 + N^2 + N^2$.

$$CI = \frac{2N^3}{3N^2} = \frac{O(N^{1.5})}{O(N)}$$



Computational Complexity of Algorithms





D. Lukarski, March, 2014, Uppsala

2000

php



Hardware Model

Computational intensity

Hardware model

Accelerators

Top500

Intro and motivation

Outline

Programming Performance only?

Assignment References

Open issues

D. Lukarski, March, 2014, Uppsala



Outline Intro and motivation Computational intensity

Hardware model

Performance only? Programming Accelerators Top500

Open issues

Assignment References

Hardware Model on Multi/Many-core Chips

Computation

- ► Flop per sec
- ► Vector intrinsic (MMX, SSE, ...)
- lacktriangle More cores -> more computation power

Communication

- ▶ Byte per sec
- ▶ Different memory controllers
- ▶ Different interconnects between the cores

Locality

- ► Local stores (CPU:Caches, GPU:Shared memory)
- ► Different structures, performance, capabilities

D. Lukarski, March, 2014, Uppsala

2000



Outline

Computational intensity Intro and motivation Hardware model

Top500

Programming Performance only?

Open issues

Assignment

Hardware Model on Multi/Many-core Chips

Hardware

- ► Different structure/organization
- ► Different memory sizes/bandwidth


Program

- ► Different memory usage
- ► Different memory access (pattern)
- ► Different computational intensity

D. Lukarski, March, 2014, Uppsala



A Multi-core CPU



Programming
Performance only?
Open issues
Assignment
References

Accelerators

Top500

D. Lukarski, March, 2014, Uppsala

500 php




A GPU

UPPSALA UNIVERSITET

Outline Intro and motivation Computational intensity Programming Performance only? Hardware model Accelerators Top500 Assignment References Open issues

NVIDIA G80 Dennomen





Instruction Level Parallelism

UPPSALA UNIVERSITET

C+M=ED+F=MA+B=C

Outline Intro and motivation Computational intensity Hardware model

▶ Read D, Read, F, Add D+F, Write M ► Read A, Read, B, Add A+B, Write C

> Accelerators Top500

Performance only? Programming

Open issues

► Read A,B,D,F

Assignment References

► Read C, Read, M, Add C+M, Write E Pipelining

- ▶ In parallel compute C, when A,B are ready
- ▶ In parallel compute M, when D,F are ready
- ▶ In parallel compute E, when C,M are ready
- ► Write C,M,E

D. Lukarski, March, 2014, Uppsala

500

jilji



UPPSALA UNIVERSITET

Outline

Computational intensity Intro and motivation

Hardware model

Accelerators Top500

Programming Performance only?

Assignment References Open issues

Instruction Level Parallelism

In most of the cases, this is handled by the compiler/hardware!

To improve, be aware of

- ► Branching if-else cases
- General dependencies (e.g. parallel but hidden in memory pointers)

D. Lukarski, March, 2014, Uppsala



Outline Intro and motivation Computational intensity

Hardware model

Performance only? Programming Accelerators Top500

Open issues Assignment References

Vector Intrinsic - SIMD

all are int/float/double D+F=MA+B=C

Combine (A,D) + (B,F) = (C,M), where (,) is twice the size of int/float/double

- ► Single Instruction, Multiple Data (SIMD)
- ► 128, 256, 512-bit width
- ► Typical usage image processing

D. Lukarski, March, 2014, Uppsala

2000

jilji



Computational intensity Intro and motivation Hardware model

Outline

Accelerators Top500

Programming Performance only? Assignment References Open issues

Fused Multiply-Add

A*B+C=C

There is FMADD operation which can be performed in one cycle

- ► Supported on many devices CPUs, GPUs
- Higher accuracy
- Typically, the compiler takes care of that

D. Lukarski, March, 2014, Uppsala



Memory Prefetching UPPSALA UNIVERSITET

Outline Intro and motivation Computational intensity

Hardware model Accelerators

Top500

Performance only? Programming Open issues Assignment References

Prefetch data from main memory while computing something else.

Overlapping computation and communication


- ► Typically handle by the compiler/hardware
- ► See also ILP


D. Lukarski, March, 2014, Uppsala

500



Uniform Memory Access - UMA







Uniform Memory Access - UMA

Outline Intro and motivation Computational intensity Hardware model

Accelerators Top500

Programming Performance only?

Open issues Assignment References

► All cores/threads share the same bandwidth

► The memory controller is out of the CPUs

D. Lukarski, March, 2014, Uppsala

500



Non-Uniform Memory Access - NUMA




Outline Intro and motivation Computational intensity

Hardware model Accelerators Top500

Programming Performance only?

Open issues

Assignment References



D. Lukarski, March, 2014, Uppsala



Non-Uniform Memory Access - NUMA

UPPSALA UNIVERSITET

Outline Intro and motivation Computational intensity

Hardware model

Accelerators

Programming Top500

Open issues

Performance only?

Assignment References

- The threads/cores have fast access to their own memory
- The threads/cores have slow access to others memory
- Specific allocation can be made with numactl
- numactl terminal or API
- Default is Round-Robin

200

jilji

D. Lukarski, March, 2014, Uppsala



Simple Hardware Model

Intro and motivation Outline

Computational intensity Hardware model

Top500

Programming Performance only?

Open issues Assignment

ignore the locality of the hardware (simplify the model). When talking about large data - in many cases we can

Computational time = F + M

- ightharpoonup F =time for flops floating point operations
- M =time for data transfer

Computational time = max(F, M) with overlapping computation and communication.

computational bound or by the bandwidth bound of the Ideally our algorithm will be bound either by the hardware!

D. Lukarski, March, 2014, Uppsala

 $\mu \mu$



Outline Intro and motivation Computational intensity Hardware model

Accelerators

Performance only? Programming Top500

Assignment References

Open issues

Example: Dot product

Assume to have a computer with

- ► Memory bandwidth 25 GByte/s
- ► Computational power 40 GFlop/s

And we want to perform a dot product $\alpha = x^T y$

- $\blacktriangleright x, y$ are of size M, stored in double precision
- ightharpoonup Data =2N+1 and Flop (for the dot product) =2N

What will be the performance of the dot product on this machine? (for N very large)

D. Lukarski, March, 2014, Uppsala

500 jliji



Computational intensity Intro and motivation Outline

Accelerators Top500

Hardware model

Programming Performance only?

Assignment

Open issues

Example: Dot product

- lack We need to perform 2N operations on <math>2N+1 data
- 25 GByte/s = 3.125 (=25/8) GDouble/s
- 3.125×2 (mult and add) / 2 (two vectors) = 3.125GFlop/s
- Assuming communication and computation overlapping
- P = min(40, 3.125) = 3.125 GFlop/s
- This is 7.5% of the peak performance
- This is 100% of the memory bandwidth



Example: Matrix-Matrix Multiplication

Outline Intro and motivation Computational intensity

Hardware model

Accelerators Top500

Performance only? Programming

Open issues

precision Assignment References

► Memory bandwidth 25 GByte/s Assume to have a computer with

- ightharpoonup A, B, C are real matrices $N \times N$, stored in double And we want to perform a dot product $A \times B = C$ Computational power 40 GFlop/s
- \blacktriangleright Data = $3N^2$ and Flop (for mm mult) = $2N^3$

What will be the performance of the matrix-matrix multiplication on this machine? (for N very large)

D. Lukarski, March, 2014, Uppsala

500

php



Example: Matrix-Matrix Multiplication

Computational intensity Intro and motivation Hardware model Outline

Top500

Programming Performance only?

Open issues Assignment

 \blacktriangleright We need to perform $2N^3$ operations on $3N^2$ data

- Assuming communication and computation overlapping
- P = min(40, O(N)) = 40 GFlop/s, for N-very large
- This is 100% of the peak performance \blacktriangle
- The bandwidth cannot be estimated based on this model (due to locality)

D. Lukarski, March, 2014, Uppsala

 $\| f \|_1$ **▲** || ▼ **▲** || 0 ▼ **▲** |




Outline Intro and motivation Computational intensity Hardware model

Accelerators Top500

Programming

Performance only?
Open issues
Assignment
References

Roofline Model




2000

D. Lukarski, March, 2014, Uppsala

Roofline Model

UPPSALA UNIVERSITET



Programming Performance only?

Assignment References

Open issues

Outline Intro and motivation Computational intensity

Hardware model

Accelerators Top500

flop:DRAM byte ratio




Outline Intro and motivation Computational intensity Hardware model

Programming Accelerators Top500

Performance only?
Open issues
Assignment
References

Roofline Model




D. Lukarski, March, 2014, Uppsala

2000

Roofline Model

UPPSALA UNIVERSITET



Outline Intro and motivation Computational intensity

Hardware model

Accelerators Top500

Assignment References

Programming Performance only?

Open issues




Outline Intro and motivation Computational intensity Hardware model

Accelerators

Top500

Performance only? Programming Open issues Assignment References


Roofline Model



D. Lukarski, March, 2014, Uppsala

2000

Roofline Model



Programming Performance only?

Top500

Assignment References

Open issues

Outline Intro and motivation Computational intensity

Hardware model


UPPSALA UNIVERSITET



Outline Intro and motivation Computational intensity Hardware model

Performance only? Programming Open issues Assignment References Accelerators Top500

Roofline Model




D. Lukarski, March, 2014, Uppsala

flop: DRAM byte ratio



UPPSALA UNIVERSITET



Programming Performance only?

Top500

Assignment References


Open issues

Intro and motivation Computational intensity

Hardware model



Roofline Model



Performance only?

Open issues Assignment References

Programming

Outline Intro and motivation Computational intensity

Hardware model

Accelerators

Top500

Computational Complexity of Algorithms

2000

D. Lukarski, March, 2014, Uppsala



Outline
Intro and motivation
Computational intensity
Hardware model
Accelerators
Top500
Programming
Performance only?
Open issues
Assignment
References

Stencil BLAS2

O(n)

O(n)

O(nlog(n))

O(n^{1.5})

O(n²)

BLAS3 N-Body

Compute Bound

D. Lukarski, March, 2014, Uppsala




Outline Intro and motivation Computational intensity Hardware model

Accelerators

Top500

Programming
Performance only?
Open issues
Assignment
References

Typical Optimization Scenario




Typical Speed-up Numbers



Outline Intro and motivation Computational intensity Hardware model

Programming Performance only? Accelerators Top500

Assignment References Open issues



► i7 SandyBridge (4cores+4HT)



Accelerator Boards Outline Intro and motivation Computational intensity

Hardware model

Accelerators

Top500

Performance only?

Open issues Assignment References

Programming

D. Lukarski, March, 2014, Uppsala

2000

php



Accelerators

Computational intensity Intro and motivation Outline

Accelerators Top500

Hardware model

Programming Performance only?


Assignment References Open issues

Additional devices which can perform some arithmetic operations faster than the CPU

- ► Co-processors (1970s-1990s)
- Special accelerator devices ClearSpeed, Convey
- GP-GPU General Purpose GPU



Accelerators in the Computer





UPPSALA UNIVERSITET

Outline

Intro and motivation Computational intensity

Hardware model

Accelerators Top500

Programming Performance only?

Open issues

Assignment References

Accelerators in the Computer

Bandwidth

- ► Accelerator memory very fast
- ► Host memory fast
- ► PCI-E bus slow
- Network slow
- ► Hard disk very slow

Capacity

- Hard disk very large
- ► Host memory large
- ► Accelerator memory small (2-8GB)

Compute capabilities

- ► Host CPU few fat cores (they do everything!)
- Accelerator chip many, small, specialized (Flop/s)



Computational intensity Outline Intro and motivation Hardware model

Accelerators Top500

Performance only? Programming

Assignment References

Open issues

Example: Dot product

Assume to have a computer with

- ► Memory bandwidth 25 GByte/s
- ► Computational power 40 GFlop/s and accelerator attached to it, with
- ► Memory bandwidth 100 GByte/s
- Computational power 500 GFlop/s
- PCI-E bus 3 GByte/s

And we want to perform a dot product $\alpha = x^T y$

- $\blacktriangleright x,y$ are of size N, stored in double precision
- ightharpoonup Data =2N+1 and Flop (for the dot product) =2N

What will be the performance of the dot product on the host/accelerator? If the data is on the host/accelerator. (N=10M)

D. Lukarski, March, 2014, Uppsala

jilji



UPPSALA UNIVERSITET

Outline

Computational intensity Intro and motivation

Hardware model Accelerators

Programming Top500

Performance only?

Open issues Assignment

Example: Dot product

- We need to perform 2N operations on 2N+1 data
 - ► 100 GByte/s = 12.5 (=100/8) GDouble/s
- 12.5×2 (mult and add) / 2 (two vectors) = 12. GFlop/s
- Assuming communication and computation overlapping
- P = min(100, 12.5) = 12.5 GFlop/s
- 12.5 GDouble/s for $2\times10M$ elements =0.0016 sec
- CPU: 3.125 GDouble/s for $2 \times 10M$ elements = 0.0064 sec
- ► If we need to copy the data
- PCI-E 3 GByte/s = 0.37 GDouble/s, time = 0.027
- ightharpoonup In total 0.027 + 0.0016 = 0.04 sec
- D. Lukarski, March, 2014, Uppsala



Computational intensity Outline Intro and motivation Hardware model

Accelerators

Programming Top500

Performance only? Open issues

Assignment References

Example: Matrix-Matrix Multiplication

Assume to have a computer with

- ► Memory bandwidth 25 GByte/s
- ► Computational power 40 GFlop/s

and accelerator attached to it, with

- ► Memory bandwidth 100 GByte/s
- Computational power 500 GFlop/s
- ► PCI-E bus 3 GByte/s

And we want to perform a dot product $A \times B = C$

- lack A,B,C are real matrices $N\times N$, stored in double precision
- ▶ Data = $3N^2$ and Flop (for mm mult) = $2N^3$

500 What will be the performance of the dot product on host/accelerator? If the data is on the host/accelerator. (N=6000)



Example: Matrix-Matrix Multiplication

We need to perform $2N^3$ operations on $3N^2$ data

ightharpoonup Data = 3 8 NN = 823.9 MByte

 $\mathsf{Flop} = 2 \mathit{N}^3 = 402.3 \; \mathsf{GFlop}$

Computational intensity

Hardware model

Accelerators Top500

Intro and motivation

Outline

Assuming communication and computation overlapping

Time = 402.3/500 = 0.8sec

Programming Performance only?

Open issues Assignment

CPU: 40 Gflop/s = 10.05 sec

If we need to copy the data

PCI-E 3 GByte/s = 0.37 GDouble/s, 2.2 sec

In total 0.8 + 2.2 = 3 sec



Best Practice

Outline Intro and motivation Computational intensity

Hardware model

Accelerators

Top500

Performance only? Programming

Open issues Assignment References

Keep the data in the accelerator! Avoid PCI-E communication!

D. Lukarski, March, 2014, Uppsala

000 php



A Look into Top500

Computational intensity

Hardware model Accelerators

Top500

Outline Intro and motivation

Programming Performance only?

Assignment References Open issues

D. Lukarski, March, 2014, Uppsala

 $\mu \mu$




Outline Intro and motivation Computational intensity Hardware model

Accelerators Top500

Programming
Performance only?
Open issues
Assignment
References

Top 500



Top 500 / Nov 2012


UPPSALA UNIVERSITET

Outline Intro and motivation Computational intensity Hardware model Accelerators

Top500

Programming Performance only? Open issues Assignment References

Cores per Socket Performance Share



2 9 Other

D. Lukarski, March, 2014, Uppsala

200 php



Top 500 / Nov 2012


Accelerator/Co-Processor Performance Share

Outline Intro and motivation Computational intensity

Hardware model

Accelerators

Top500



Performance only?

Open issues

Assignment References

Programming

D. Lukarski, March, 2014, Uppsala

2000

php



Computational intensity

Hardware model

Accelerators

Top500

Intro and motivation

Outline

Programming Tips

Programming
Performance only?

Assignment References

Open issues

D. Lukarski, March, 2014, Uppsala

php



Programming Tips

Outline Intro and motivation Computational intensity Hardware model

Accelerators

Accelerators Top500 Programming Performance only?

Open issues Assignment References

You need to

modify your code

modify your algorithm

► modify you data structure

Exampe: Dot product

500

php

D. Lukarski, March, 2014, Uppsala

UPPSALA UNIVERSITET

Programming Languages

pthreads

Outline

Intro and motivation Computational intensity Hardware model

Accelerators Top500

Programming
Performance only?

Open issues

Assignment References

Good

- Manual launch optimal
- ► Manual threads optimal communication
- ► Manual threads optimal synchronization

Bad

- ► Manual launch not easy
- ► Manual threads hard / deadlocks
- ► Manual threads hard / deadlocks

D. Lukarski, March, 2014, Uppsala



Programming Languages OpenMP UPPSALA UNIVERSITET

Good

Outline Intro and motivation Computational intensity Hardware model

Accelerators

Top500

Performance only?

Programming

Open issues

Assignment References

► Automatic - easy to use

- ► Implicit communication
- ► Easy synchronization

Bad

- ► Automatic most optimal?
- ► Implicit communication dataracing
- Synchronization not very robust
- Not super generic approach
- Not very scalable approach

D. Lukarski, March, 2014, Uppsala

2000

jilji



UPPSALA UNIVERSITET

Outline

Computational intensity Intro and motivation

Hardware model

Accelerators Top500

Programming
Performance only?

Open issues

Assignment References

Programming Languages

CUDA

Good

Very scalable model

► Optimal with respect to the hardware

Bad

► No global synchronization mechanism

NVIDIA GPU only

Hard to express algorithms in this model

D. Lukarski, March, 2014, Uppsala

 $\| f \|_1$ å |II| ▼



Outline Intro and motivation Computational intensity

Hardware model

Accelerators Top500

Performance only? Programming

Open issues

Assignment References

Programming Languages

OpenCL

Good

- Very scalable model
- ► Can run on various hardware

Bad

- ► No global synchronization mechanism
- ► Good performance only with optimized kernels
- ► Optimized kernels not portable across different hardware

D. Lukarski, March, 2014, Uppsala

500 jliji



Computational intensity

Hardware model

Accelerators

Top500

Intro and motivation

Outline

Programming
Performance only?

Assignment References

Open issues

Is It All About Performance

D. Lukarski, March, 2014, Uppsala

php



Outline Intro and motivation Computational intensity Hardware model Accelerators

Top500

Performance only? Programming

Open issues

Assignment References

Performance vs. Productivity

Performance

- ► Parallel and better programming
- Goal: faster program
- ► Why: time is money

Productivity

- ► Easy and simple programming
- Goal: faster results
- ► Why: time is money

2000

jilji

D. Lukarski, March, 2014, Uppsala



UPPSALA UNIVERSITET

Outline

Computational intensity Intro and motivation Hardware model

Accelerators

Programming
Performance only? Top500

Assignment References Open issues

Performance vs. Portability

Performance

- ► Parallel and better programming
- ► Goal: faster program
- ► Why: time is money

Portability


- ► High level languages are slow but portable (e.g. MATLAB)
- Goal: the program should run everywhere (old, current, future PCs)
- Why: cannot re-write all software for every new hardware

D. Lukarski, March, 2014, Uppsala

 $\mu \mu$ **△ || ▼ △ || ▼ △ || □ ▼ △ || ▼**



Good Parallel Programming is Hard



2000




Intro and motivation

Outline

Hardware model

Methods are the MOST Imporant



Programming
Performance only?

Top500

Assignment References

Open issues

D. Lukarski, March, 2014, Uppsala

 $\| f \|_1$ **△ || ▼ △ || ▼ △ || □ ▼ △ || ▼**



Your Future Work Might be...

Outline Intro and motivation Computational intensity

Hardware model Accelerators

Specific software - Speed it up!

Programming Top500

Performance only?

Open issues

Assignment References

General languages - Speed it up! Green it up!

D. Lukarski, March, 2014, Uppsala

500

php



Computational intensity

Hardware model

Accelerators Top500

Outline Intro and motivation

Programming Performance only?

Open issues Assignment

Your Not Compulsory Assignment

D. Lukarski, March, 2014, Uppsala

 $\mu \mu$



Your Not Compulsory Assignment 1/2

For a vector update of type $x=x+\alpha y$, where $x,y\in\mathbb{R}^N$ and $lpha\in\mathbb{R}$

► Compute the computational intensity

Computational intensity

Hardware model

Accelerators

Top500

Outline Intro and motivation If the size is ${\it N}=20{\rm M},$ stored in double prec. and we have a computer with

► 56 GFlop/s peak performance

Performance only?

Open issues

Assignment

Programming

► 30 GByte/s peak bandwidth

What is the peak performance? And the total execution time, if we can and cannot overlap computation and communication?

D. Lukarski, March, 2014, Uppsala ← □ ト ← □ ト ← □ ト ← ≣ ト ← ≣ ト

500

jilji



Intro and motivation Computational intensity

Hardware model Accelerators

Top500 Programming Open issues Assignment

Performance only?

Your Not Compulsory Assignment 2/2

We have an algorithm which performs 1000 dot products and 5000 vector updates (2 input vectors, 1 output vector). What is the speed up of such algorithm if we offload it to an accelerator.

Accelerator:

- ► 1 TFlop/s peak performance
- ▶ 180 GByte/s peak bandwidth
- ► PCI-E bus 5GByte/s

(the size is again 20M, double)

What is the peak performance (accel. only)? What is the speed up of such algorithm if we store the input output results on the host memory

D. Lukarski, March, 2014, Uppsala

jliji



Outline Intro and motivation Computational intensity

Hardware model

Accelerators

Top500

Performance only?

Open issues Assignment References

Programming

References and Links

D. Lukarski, March, 2014, Uppsala

2000

jilji



References (from this talk)

Outline

Computational intensity Intro and motivation Hardware model

Accelerators

Top500

Programming Performance only?

Assignment References Open issues

Talk: "Ten Ways to Waste a Parallel Computer" Kathy Yelick (Berkeley)

Talk: "The Roofline Model: A pedagogical tool for program analysis and optimization" - Samuel

Williams (Berkeley)

D. Lukarski, March, 2014, Uppsala



Outline Intro and motivation Computational intensity Hardware model Programming
Performance only?
Open issues
Assignment
References Accelerators Top500

Resources

- Google is your friend!
- ► Search for lectures, tutorials, video materials
- Computer Architecture: A Quantitative Approach, 4th Edition Patterson
- Programming Massively Parallel Processors: A Hands-On Approach - CUDA
- Patterns for Parallel Programming (Software Patterns)

D. Lukarski, March, 2014, Uppsala

500 php