Assignment - 2

Quest docation of memory block in cache = block % number of carbo blocks.

since it is a direct mapped cache no suplacement policy is enequired. As, we can see in the table, 8 is pfurther replaced by 82 in the 2nd cache block whereas 3, 20 and 30 are all present in the cache till the end. Therefore, Answer is B.

memory block	Blocks
merrie ig	8,0,16,24
0 1	9,17,95,63,17
2	2,18,2,82
3	2 20
4 5	55
6	30 63, 63
7	60,00

... menory block 18 is not in cache while 3,20 and 80 are

in cache. Ques 25 4 way set associative so 16 blocks will divided in 4
sets of 4 blocks each

me apply (address mod 4) function to decide set

All star 66 * " are misses SI in first stage and S2 in the second: In the second stage. 216 is not present in cache.

.. (D) → 2±6 → (4) dus

Loves 5 Types of Parallelism ;->

(4) Anailable and utilized parallelism >

Architectures, compilers and approaching frameworks have been striving for more than two decades to extract and use as much parallelism as available to speed up computation.

2 Data Parallelism >

3t is inherent only in a nestricted set of publims, such as scientific or engineering calculations on image processing the scientific or engineering calculations for the data provides growth to massively execution for the data provides growth to the computation.

It is that type of parallelism that naid from the logic of a publim solution It occurs in all formal descriptions of publim solutions, such as flow diagram, data flow quaphs de. Functional fariallelism 3 Fixed grained are actually detailed description with deals with the much smallel components which are in actual composed by the much large components. coarse irrained systems are consisting of fewer components which are obviously move than the original one but are much lesser than the five-grained, but the size of components is much more (high/more) than the five grained subcomponents at the sixtem of the system Examples of fixed are connection mechanism, 7-machine olc. Laury Dependencies -> statement 3 is output dependent on statement 1. s, to Sa No dependency S, to 52 Statement 4 is flow dependent on statement 1 Sito Sy No dependences 5, to Sg-Statement 3 is flow dependent on Statement 2 52 to 53 No dependency So to Sy No dependency 52 to 55 Statement 3 is flow dependent on its eff 53 to 53 statement 4 is flow dependent on statement 3. S3 to Sy


No dependency

Na dependency.

S3 to S5

Sy toss

Dependency Graph 5->



(Ques 6) The main difference between multiprocessor and multicomputer is that the multiprocessor is a system with two or more CPUs that are capable of performing multiple tasks at the same time while a multicomputer is a system with multiple processors that are connected via an interconnection network to perform a task.

There are I types of multiprocessors called shared memory multiprocessor and distributed memory processor. The processors communicate with each other using reading and wirding to the memory. It is called the symmetric multiprocessor system.

a multicomputer whereas evan be used for distributed computing It is easier and cost efficient to suild a multicomputer than a multipuocessor. On the other hand, perogramming a multicompleter is difficult.

It is easier to program a multiprocessor compared to a multi computer. Furthermore, it is easier and cost effective to build a multicomputer than a multi processor effective to build a multicomputer than a multiprocessor supports distributed computing.

Cours 77 NON-PIPE LINED PIPE - LINED S'NO TOPIC SYSTEM SYSTEM 1 working In this, multiple instruction are overlapped during In this processes like decoding fetching, executio and writing memory are execution. merged into a single unit or a single step. Only are instruction is (2) Execution Line Many instructions are executed at the same executed at the same time and execution time time is comparatively is comparatively less. sign higher. the efficiency is not (3) Dependency on CPU scheduler The efficiency of the dependent on the CPU pipeing system depends upon the effectionness of the CPV scheduler. scheduler Execution requires more number of CPV cycles. Execution is done in (4) (po cycles needed fewer OV cycles. Comparatively. The maximum speedup comparing with non-pipelined processor is 3005/(1+6* 400) = 5 times. It means that all stages of 5-stage pipeline are always busy (no stalls) during the task segment execution

Johns 84

The three different types of hazards in computer wichitectural pipelining are :-

- (1) Structural
- 2) acta
- (3) Control

Structural Hazard >

Hardware susservice among the instructions in the pipeline

Hardware susservice among the instructions in the pipeline

cause structural hazards memory, a GPR suggister, or an

cause structural hazards memory, a GPR suggister, or an

All all be used as susservice here when more than one

instruction in the pipe hequires access to the very same

instruction in the pipe hequires access to the very

resource in the same clock eyele.

Data Hazards in pipelining emerge when the execution of Data Hazards in pipelining emerge when the execution of one instruction is dependents on the results of another instruction that is still being processed in the pipeline.

Bunch Hazard >>
They are caused by beanch instructions and are known as control hazards the flow of program/instruction execution as control hazards converted into one of the branch is controlled converted into one of the branch instruction radiations is reliant on the result of executes one instruction is reliant on the result of executes one instruction is reliant on the result of executes one instruction is a conditional branch, which another instruction, such as a conditional branch, which enamines the conditionies consequent value a conditional examines the conditionies consequent value a conditional