

Micro Controller : Programming and Interfacing

Date
Page No.

Micro Controller

Defⁿ

- It is a chip optimized to control electronic devices.

Components

- Contains a CPU, memory and I/O all integrated into one chip.

Usage

- Used in embedded systems

Bus structure

- Has an internal controlling Bus.

Architecture used

- Harvard architecture

- Straight-forward, with a fewer instructions to process

- Inexpensive

- Power consumption → low

Micro Processor

- It is a controlling unit of a micro-computer wrapped inside a small chip

- Only contains Central processing unit

- Used in personal computers


- Uses an external Bus to interface with RAM, ROM, etc.

- Von Neumann model


- Complicated, with a lot of instructions to process

- Expensive

- high.



General purpose Microprocessor



Micro ~~Processor~~ Controller

Embedded System

// google

An Embedded System is a computer system - a combination of a computer processor, computer memory, and input/output, peripheral devices - that has a dedicated function within a larger mechanical or electrical system.

Criteria for choosing a micro-controller

// learn.kitex

- i) Speed of the MC; does it meet the demands required.
- ii) The type of packaging (eg. dual inline, Quad flat, etc).
- iii) on chip RAM/ROM.
- iv) Power consumption.
- v) No. of I/O pins; determines the no. of i/o devices it can control.
- vi) Cost per unit.
- vii) Capability & ease of upgradation, scalability.
- viii) Availability of software & hardware dev tools.
Eg → Emulators, debuggers, compilers, etc.
- ix) Wide availability and reliable sources for the MC.
- x) adheres to current standards; will the MC be obsolete in the near future.

Harvard and von Neumann architectures

Mazidi
// pg 37

Every $\mu C/\mu P$ must have memory space to store program code and data. While code provides instructions to the CPU, data provides the information to be processed.


The CPU uses buses to access the code ROM & data RAM memory spaces. The early computers used the same bus to access both code and data.

Such an architecture is commonly referred to as von Neumann (princeton) architecture. This meant that, the process of accessing the code & data would cause them to get in each other's way & slow down the processing of the CPU, because each had to wait for the other to finish fetching.

To speed up processing, some CPUs use what is called Harvard architecture. In this architecture, there are 2 separate buses for code and data memory. Thus there is a need for four sets of buses:


- i) a set of data-buses to carry data in^{to}/out of the CPU
- ii) a set of address-buses for accessing data memory.
- iii) a set of ^{data-}buses to carry code into the CPU.
- iv) a address-bus to access code.

This is easy to implement inside an IC chip such as a μC where both data RAM and Code ROM are on-chip and distances are on micron / millimeter scale. But implementing this for systems such as x86 IBM PC-type computers is very expensive because the RAM and ROM that hold the data and code are external to the CPU. Separate wire traces for code and data will make the motherboard large and expensive. (more...refer)




Von Neumann
Architecture

Harvard Architecture



// lms diagram



Von Neumann

Harvard.

AVR and Arduino

- ↳ Alf-Egil Bogen Vegard Wollen RISC μ C
- ↳ Advanced Virtual RISC μ C

Except for AVR32 (a 32 bit μ C), AVRs are all 8 bit μ P, meaning the CPU can work on only 8 bits of data at a time

Classifications (Broad)

- Mega
- Tiny
- Speed purpose
- Classic

Features

- ↳ 8 bit RISC single chip μ C
- ↳ Harvard architecture
- ↳ on chip code ROM, data RAM, data EEPROM, timers, I/O ports
- ↳ some additional features like ADC, PWM & serial interfaces such as USART, CAN, USB etc