

# SERVICE MANUAL & PARTS LIST

(without price)

**CZ-5000**  
DIGITAL SYNTHESIZER

JUNE 1985



**CASIO.**

**CAUTION:**

When the connector O (from the batteries) is disconnected, all the sound data in the Memory Bank are cleared. When this happens, initialize the unit by the following procedures.

1. Turn the power switch off and press INITIALIZE button.


2. Turn the power switch on, then the display indicates;

SYSTEM ALL  
INITIALIZE(Y/N)?

3. While pushing INITIALIZE button, press YES button on the data entry section of the panel.

All the Memory Bank data are initialized, then the display shows:

SYSTEM  
INITIALIZED !!



CASIO


## CONTENTS

1. SCHEMATIC DIAGRAM .....	105
1-1. Main PCB (A) M5153-MA1M .....	1
1-2. Main PCB (B) M5153-MA1M .....	2
1-3. Stereo Chorus Circuit PCB M5153-MA2M .....	3
1-4. MIDI and MT Control PCB M5153-MA3M .....	4
1-5. Amp. Block PCB M5153-AS1M .....	5
1-6. LED Drive Circuit PCB M5153-MA4M .....	6
1-7. Panel Block (A) PCB M5153-CN1M .....	7
1-8. Panel Block (B) PCB M5153-CN2M .....	8
1-9. Modulation Switch PCB M5153-CN3 .....	9
1-10. Power Supply Circuit PCB M5153-PS1, PS2 .....	10
1-11. Keyboard (1) PCB M416-KY1 .....	11
1-12. Keyboard (2) PCB M416-KY2 .....	12
1-13. Keyboard PCB M425-KY3 .....	13
2. WIRING DIAGRAM .....	14
3. PCB VIEW & MAJOR CHECKPOINT .....	16
3-1. PCB M5153-MA1M .....	16
3-2. PCB M5153-MA2M .....	17
4. MAJOR WAVEFORMS .....	18
5. BLOCK DIAGRAM .....	21
6. DIGITAL CIRCUIT BLOCK DIAGRAM .....	22
7. MAIN CPU ( $\mu$ PD7811-180) .....	23
8. SUB-CPU ( $\mu$ PD7811-204) .....	24
9. MAIN RAMS & ROM ACCESS .....	26
10. SUB-RAMS & ROM ACCESS .....	27
11. ACCESS TO MUSIC LSI .....	28
12. CPU INTERFACE (MB64H173) .....	29
12-1. Function of Each Block .....	30
12-2. Data Transfer Procedures .....	31
13. KEY MATRIX .....	35
14. LED DRIVING CIRCUITS .....	36
15. ANALOG CIRCUIT BLOCK DIAGRAM .....	38
16. MUSIC LSI ( $\mu$ PD933) .....	39
17. DAC (Digital to Analog Converter) .....	40
18. EXPANDER CIRCUIT .....	41
19. SAMPLE & HOLD CIRCUIT .....	43


20.	STEREO CHORUS CIRCUIT . . . . .	MARSHALIC 122	44
20-1.	Three-Phase LFO (Low Frequency Oscillator) . . . . .	MELAM 121A (A)	45
20-2.	VCO (Voltage Controlled Oscillator) . . . . .	MELAM 121B (B)	46
20-3.	BBD (Bucket Brigade Device) . . . . .	MELAM 122	47
20-4.	Compressor and Expander Circuits . . . . .	MELAM 123	48
21.	VOLUME CONTROL CIRCUIT . . . . .	MELAM 124	49
22.	RESET CIRCUIT . . . . .	MELAM 125	50
23.	MIDI & MT INTERFACE CIRCUITS . . . . .	MELAM 126	51
23-1.	MIDI Interface Circuit . . . . .	MELAM 127	51
23-2.	MT Interface Circuit . . . . .	MELAM 128	52
24.	ADJUSTMENT . . . . .	MELAM 129	53
24-1.	DAC Offset Voltage . . . . .	MELAM 130	53
24-2.	Volume Adjustment . . . . .	MELAM 131	53
PARTS LIST . . . . .		MELAM 132	55
EXPLODED VIEW . . . . .		MELAM 133	69
1.	608 VITEM 8 MOLAR CHECKPOINT	MELAM 134	
2.	608 MELPS-MATIN	MELAM 135	
3.	608 MELPS-MASIN	MELAM 136	
4.	MOLAR WAFERLOMBS	MELAM 137	
5.	SPOCK DIAGRAM	MELAM 138	
6.	DIGITAL CIRCUIT SPOCK DIAGRAM	MELAM 139	
7.	MAIN CPU (TIC3871-180)	MELAM 140	
8.	608 CPU (PDP2811-50)	MELAM 141	
9.	MAIN RAM & ROM ACCESS	MELAM 142	
10.	608 RAM & ROM ACCESS	MELAM 143	
11.	ACCESS TO MUSIC FILE	MELAM 144	
12.	CPU INTERFACE (MB64115)	MELAM 145	
13.	165 Data Transfer Processor	MELAM 146	
14.	165 Function of Data Block	MELAM 147	
15.	KEY MATRIX	MELAM 148	
16.	LED DRIVING CIRCUITS	MELAM 149	
17.	ANALOG CIRCUIT SPOCK DIAGRAM	MELAM 150	
18.	MUSIC FILE (WAVE)	MELAM 151	
19.	DAC (Digital to Analog Converter)	MELAM 152	
20.	EXPLANATION OF CIRCUITS	MELAM 153	
21.	SAMPLE & HOLD CIRCUIT	MELAM 154	

## 1. SCHEMATIC DIAGRAM


### 1-1. Main PCB (A) M5153-MA 1W




1-2. Main PCB (B) M5153-MA1M




1-3. Stereo Chorus Circuit PCB M5153-MA2M




#### 1-4. MIDI and MT Control PCB M5153-MA3M2




1-5. Amp. Block PCB M5153-AS1M




1-6. LED Drive Circuit PCB M5153-MA4M




1-7. Panel Block (A) PCB M5153-CN1M




1-8. Panel Block (B) PCB M5153-CN2M (2015 Ver.0)




1-9. Modulation Switch PCB M5153-CN3




1-10. Power Supply Circuit PCB M5153-PS1, PS2



1-11. Keyboard (1) PCB M416-KY1




1-12. Keyboard (2) PCB M416-KY




M 3515

### 1-13. Keyboard PCB M425-KY3






## 2. WIRING DIAGRAM



**NOTE: 1. Wire Color Codes**

R : Red	W : White	BL: Blue
Y : Yellow	GR: Green	PP: Purple
BK: Black	BR : Brown	O : Orange
GY: Gray	PK : Pink	E : Shielded wire

**2. Terminal Readings**




**3. Voltage Levels**


VDD	+5V	For digital circuits
VDL1	+5V	For LED driving
VDL2	+5V	For LED driving (rises to +5V approximately 830 milliseconds after Power ON)
VDAC	+5V	For DAC (Digital to Analog Converter)
+VCC	+15V	For analog circuits
-VCC	-15V	For analog circuits
DG	0V	Digital ground
FG	0V	Frame ground
DAG	0V	DAC ground
CG	0V	Analog ground
VBR	+5V at Power ON +3.9V at Power OFF	RAMs' backup voltage

### 3. PCB VIEW & MAJOR CHECKPOINT

3-1. PCB M5153-MATM




3-2. PCB M5153-MA2M 4M 8 WEIKA V1.0



#### 4. MAJOR WAVEFORMS


Notes: Photographs marked **(M)** show stored waveforms in a memory scope.

The analog waveforms were observed via a 28 K $\Omega$  resistor.




**(1)**  $\mu$ PD7811 clock pulse  
PCB M5153-MA1M  
74HCU04-1 pin 6  
0.1 $\mu$ s/div., 2V/div.

**(2)**  $\mu$ PD933 clock pulse  
PCB M5153-MA1M  
74HCU04-2 pin 2  
0.1 $\mu$ s/div., 2V/div.




**(3)** DOE  
PCB M5153-MA1M  
 $\mu$ PD933 pin 22  
10 $\mu$ s/div., 5V/div.  
Tone: Flute, Key: C4

**(4)** DAC output  
PCB M5153-MA1M  
TL082-3 pin 7  
10 $\mu$ s/div., 5V/div.  
Tone: Flute, Key: C4




**(5)** DOE and **(6)** DAC outputs  
Same conditions as (3) and (4)  
except 2ms/div. of sweep  
time and using a memory scope.




(7) DAC output  
PCB M5153-MA1M  
TL082-3 pin 7  
2ms/div., 5V/div.  
Tone: Flute, Key: C4

(8) Expander Circuit output  
PCB M5153-MA1M  
TL082-3 pin 1  
2ms/div., 0.5V/div.  
Tone: Flute, Key: C4




(9) DAC output and (10) Expander  
Circuit output  
Same conditions as (7) and  
(8) except using a memory scope.




(11) Master LSI DOE signal  
PCB M5153-MA1M  
 $\mu$ PD933-1 pin 22  
10 $\mu$ s/div., 2V/div.

(12) Master LSI SH signal  
PCB M5153-MA1M  
 $\mu$ PD933-2 pin 23  
10 $\mu$ s/div., 2V/div.




(13) Master LSI SH signal  
PCB M5153-MA1M  
 $\mu$ PD933-1 pin 23  
0.1 $\mu$ s/div., 2V/div.

(14) Sample & Hold Circuit output  
PCB M5153-MA1M  
TL082-2 pin 7  
0.1 $\mu$ s/div., 2V/div.  
Tone: Flute, Key: C7




(15) Master LSI SH signal  
PCB M5153-MA1M  
 $\mu$ PD933-1 pin 23  
10 $\mu$ s/div., 2V/div.

(16) Slave LSI SH signal  
PCB M5153-MA1M  
 $\mu$ PD933-2 pin 23  
10 $\mu$ s/div., 2V/div.




(17) 0.54Hz LFO output  
PCB M5153-MA2M  
TC4069-1 pin 4  
0.5s/div., 2V/div.

(18) 6.1Hz LFO output  
PCB M5153-MA2M  
TC4069-1 pin 6  
0.5s/div., 2V/div.




(19) Mixed 0.54Hz and 6.1 Hz signals  
PCB M5153-MA2M  
Anode of VCO input diode  
1s/div., 1V/div.




(20) Filter A output  
PCB M5153-MA2M  
NJM4558-2 pin 7  
2ms/div., 0.5V/div.

(21) BBD output  
PCB M5153-MA2M  
MN3209-1 pin 7  
2ms/div., 0.5V/div.

## 5. BLOCK DIAGRAM



## 6. DIGITAL CIRCUIT BLOCK DIAGRAM



## 7. MAIN CPU ( $\mu$ PD7811-180)

DIGITAL-DISPLAY BLOCK DIAGRAM

PIN NO.	TERMINAL NAME	IN/OUT	FUNCTION
1 ~ 8	PA0(S)~PA7(S7)	IN/OUT	Data bus for LCD and RAM pack. PA0~PA3 also generate key common signals.
9	PB0 (SYNC)	IN	Synchronous signal from CPU Interface (MB64H173)
10	PB1 (MT-0)	OUT	Serial data output for cassette tape
11	PB2 (INT)	OUT	SUB-CPU interrupt signal
12	PB3 (CONT)	IN/OUT	Control signal between MAIN and SUB-CPUs
13	PB4 (MT-I/O)	OUT	Remote control (start, stop) signal for cassette tape recorder
14	PB5 (B5)	OUT	LCD unit control signal
15	PB6 (B6)	OUT	LCD Driver LSI chip select signal
16	PB7 (B7)	OUT	LCD Driver LSI Read/Write signal
17	PC0 (M-OUT)	OUT	MIDI (Musical Instrument Digital Interface) data output
18	PC1 (M-IN)	IN	MIDI data input
19	PC2 (CE)	OUT	RAM Pack (option) chip select signal
20	PC3 (MT-I)	IN	Data input from cassette tape
21 ~ 24	PC4 ~ PC7	OUT	Metronome (timing signal for music recording) pitch signals
26	INT1	IN	Interrupt from SUB-CPU
28	RESET	IN	Initializes the LSI's internal circuits at Power ON.
31	X1	IN	12MHz clock pulse
32	VSS	IN	Logic ground (0V) source
33	AVSS	IN	Ground for the built-in ADC (Analog to Digital Converter)
34	AN0	IN	Bender wheel input. A voltage from the bender wheel is converted into digital data by a built-in ADC.
35	AN1	IN	Modulator wheel input. A voltage from the modulator wheel is converted into digital data by a built-in ADC.
42	VREF	IN	Reference voltage (+5V) for the built-in ADCs

43	AVCC	IN	+5V power source for the built-in ADCs
44	<u>RD</u>	OUT	Read signal. Drops to "L" when MAIN CPU reads data from the ROM and the RAMs.
45	<u>WR</u>	OUT	Write signal. Drops to "L" when MAIN CPU writes data into the RAMs.
46	ALE	OUT	Address Latch Enable. When "H", data bus D0 ~ D7 becomes address bus A0 ~ A7.
47 ~ 54	PF0(A8)~PF7(A15)	OUT	Upper address bus (A8 ~ A15)
55 ~ 62	PD0(D0)~PD7(D7)	IN/OUT	Data bus (D0 ~ D7)
63, 64	VDD, VCC	IN	+5V power source

#### 8. SUB-CPU ( $\mu$ PD7811-204)


PIN NO.	TERMINAL NAME	IN/OUT	FUNCTION
1~8	PA0(L0)~PA7(L7)	OUT	LED drive signals
9	PB0	IN	Data receive request from Master Music LSI
10	PB1	IN	Data receive request from Slave Music LSI
11	PB2	OUT	Master Music LSI chip select signal
12	PB3	OUT	Slave Music LSI chip select signal
13	PB4	OUT	Write enable signal for Music LSIs
14	PB5	OUT	ID (Interrupt Disable) signal. When SUB-CPU is busy, it sends ID signal to Music LSIs so as not to be interrupted.
15	PB6 (LDC)	OUT	Stays "H" level for approximately 830 milliseconds after the power switch is turned on in order to avoid mis-lighting the LEDs at Power ON.
17	PC0 (TXD, L11)	OUT	LED drive signal
18	PC1 (RXD, SYNC)	IN	Synchronous signal from MAIN CPU
19	PC2 (SCK, CONT)	IN/OUT	Control signal between MAIN and SUB-CPUs
20	PC3 (INT2)	IN	Interrupt signal from Music LSIs
21	PC4 (T0)	OUT	Metronome envelope signal
22~24	PC5(L8)~PC7(L10)	OUT	LED drive signals
26	INT1	IN	Interrupt signal from MAIN CPU

28	<u>RESET</u>	IN	At Power ON, the terminal stays "L" level for a while in order to initialize the internal circuits.
31	X1	IN	12MHz clock pulse
32	VSS	IN	Ground (0V) power source
44	<u>RD</u>	OUT	Read signal. Drops to "L" when SUB-CPU reads data from the ROM, RAMs or Music LSIs.
45	<u>WR</u>	OUT	Write signal. Drops to "L" when SUB-CPU writes data into the RAMs or Music LSIs.
46	ALE	OUT	Address Latch Enable. When "H", data bus PD9 (DS0) ~ PD7 (DS7) becomes address bus AS0 ~ AS7.
47~54	PF0(AS15) ~ PF7 (AS8)	OUT	Upper address bus
55~62	PD0(DS0) ~ PD7 (DS7)	OUT	Data bus
63, 64	VDD, VCC	IN	+5V power source

1	IN	OUT	189	01
2	IN	OUT	289	11
3	IN	OUT	389	21
4	IN	OUT	489	31
5	IN	OUT	589	41
6	IN	OUT	689	51
7	IN	OUT	789	61
8	IN	OUT	889	71
9	IN	OUT	989 (RS232C)	81
10	IN	OUT	PC0 (TXD, TDI)	91
11	IN	OUT	PC1 (RXD, SDO)	101
12	IN	OUT	PC2 (SCK, CS1)	111
13	IN	OUT	PC3 (CS2, CONT)	121
14	IN	OUT	PC4 (MOSI)	131
15	IN	OUT	PC5 (MISO)	141
16	IN	OUT	PC6 (SCL)	151
17	IN	OUT	PC7 (SDA)	161
18	IN	OUT	PC8 (VSS)	171
19	IN	OUT	PC9 (VDD)	181
20	IN	OUT	PC10 (VSS)	191
21	IN	OUT	PC11 (VDD)	201
22	IN	OUT	PC12 (VSS)	211
23	IN	OUT	PC13 (VDD)	221
24	IN	OUT	PC14 (VSS)	231
25	IN	OUT	PC15 (VDD)	241
26	IN	OUT	PC16 (VSS)	251
27	IN	OUT	PC17 (VDD)	261
28	IN	OUT	PC18 (VSS)	271
29	IN	OUT	PC19 (VDD)	281
30	IN	OUT	PC20 (VSS)	291
31	IN	OUT	PC21 (VDD)	301
32	IN	OUT	PC22 (VSS)	311
33	IN	OUT	PC23 (VDD)	321
34	IN	OUT	PC24 (VSS)	331
35	IN	OUT	PC25 (VDD)	341
36	IN	OUT	PC26 (VSS)	351
37	IN	OUT	PC27 (VDD)	361
38	IN	OUT	PC28 (VSS)	371
39	IN	OUT	PC29 (VDD)	381
40	IN	OUT	PC30 (VSS)	391
41	IN	OUT	PC31 (VDD)	401
42	IN	OUT	PC32 (VSS)	411
43	IN	OUT	PC33 (VDD)	421
44	IN	OUT	PC34 (VSS)	431
45	IN	OUT	PC35 (VDD)	441
46	IN	OUT	PC36 (VSS)	451
47	IN	OUT	PC37 (VDD)	461
48	IN	OUT	PC38 (VSS)	471
49	IN	OUT	PC39 (VDD)	481
50	IN	OUT	PC40 (VSS)	491
51	IN	OUT	PC41 (VDD)	501
52	IN	OUT	PC42 (VSS)	511
53	IN	OUT	PC43 (VDD)	521
54	IN	OUT	PC44 (VSS)	531
55	IN	OUT	PC45 (VDD)	541
56	IN	OUT	PC46 (VSS)	551
57	IN	OUT	PC47 (VDD)	561
58	IN	OUT	PC48 (VSS)	571
59	IN	OUT	PC49 (VDD)	581
60	IN	OUT	PC50 (VSS)	591
61	IN	OUT	PC51 (VDD)	601
62	IN	OUT	PC52 (VSS)	611
63	IN	OUT	PC53 (VDD)	621
64	IN	OUT	PC54 (VSS)	631
65	IN	OUT	PC55 (VDD)	641
66	IN	OUT	PC56 (VSS)	651
67	IN	OUT	PC57 (VDD)	661
68	IN	OUT	PC58 (VSS)	671
69	IN	OUT	PC59 (VDD)	681
70	IN	OUT	PC60 (VSS)	691
71	IN	OUT	PC61 (VDD)	701
72	IN	OUT	PC62 (VSS)	711
73	IN	OUT	PC63 (VDD)	721
74	IN	OUT	PC64 (VSS)	731
75	IN	OUT	PC65 (VDD)	741
76	IN	OUT	PC66 (VSS)	751
77	IN	OUT	PC67 (VDD)	761
78	IN	OUT	PC68 (VSS)	771
79	IN	OUT	PC69 (VDD)	781
80	IN	OUT	PC70 (VSS)	791
81	IN	OUT	PC71 (VDD)	801
82	IN	OUT	PC72 (VSS)	811
83	IN	OUT	PC73 (VDD)	821
84	IN	OUT	PC74 (VSS)	831
85	IN	OUT	PC75 (VDD)	841
86	IN	OUT	PC76 (VSS)	851
87	IN	OUT	PC77 (VDD)	861
88	IN	OUT	PC78 (VSS)	871
89	IN	OUT	PC79 (VDD)	881
90	IN	OUT	PC80 (VSS)	891
91	IN	OUT	PC81 (VDD)	901
92	IN	OUT	PC82 (VSS)	911
93	IN	OUT	PC83 (VDD)	921
94	IN	OUT	PC84 (VSS)	931
95	IN	OUT	PC85 (VDD)	941
96	IN	OUT	PC86 (VSS)	951
97	IN	OUT	PC87 (VDD)	961
98	IN	OUT	PC88 (VSS)	971
99	IN	OUT	PC89 (VDD)	981
100	IN	OUT	PC90 (VSS)	991
101	IN	OUT	PC91 (VDD)	1001
102	IN	OUT	PC92 (VSS)	1011
103	IN	OUT	PC93 (VDD)	1021
104	IN	OUT	PC94 (VSS)	1031
105	IN	OUT	PC95 (VDD)	1041
106	IN	OUT	PC96 (VSS)	1051
107	IN	OUT	PC97 (VDD)	1061
108	IN	OUT	PC98 (VSS)	1071
109	IN	OUT	PC99 (VDD)	1081
110	IN	OUT	PC100 (VSS)	1091
111	IN	OUT	PC101 (VDD)	1101
112	IN	OUT	PC102 (VSS)	1111
113	IN	OUT	PC103 (VDD)	1121
114	IN	OUT	PC104 (VSS)	1131
115	IN	OUT	PC105 (VDD)	1141
116	IN	OUT	PC106 (VSS)	1151
117	IN	OUT	PC107 (VDD)	1161
118	IN	OUT	PC108 (VSS)	1171
119	IN	OUT	PC109 (VDD)	1181
120	IN	OUT	PC110 (VSS)	1191
121	IN	OUT	PC111 (VDD)	1201
122	IN	OUT	PC112 (VSS)	1211
123	IN	OUT	PC113 (VDD)	1221
124	IN	OUT	PC114 (VSS)	1231
125	IN	OUT	PC115 (VDD)	1241
126	IN	OUT	PC116 (VSS)	1251
127	IN	OUT	PC117 (VDD)	1261
128	IN	OUT	PC118 (VSS)	1271
129	IN	OUT	PC119 (VDD)	1281
130	IN	OUT	PC120 (VSS)	1291
131	IN	OUT	PC121 (VDD)	1301
132	IN	OUT	PC122 (VSS)	1311
133	IN	OUT	PC123 (VDD)	1321
134	IN	OUT	PC124 (VSS)	1331
135	IN	OUT	PC125 (VDD)	1341
136	IN	OUT	PC126 (VSS)	1351
137	IN	OUT	PC127 (VDD)	1361
138	IN	OUT	PC128 (VSS)	1371
139	IN	OUT	PC129 (VDD)	1381
140	IN	OUT	PC130 (VSS)	1391
141	IN	OUT	PC131 (VDD)	1401
142	IN	OUT	PC132 (VSS)	1411
143	IN	OUT	PC133 (VDD)	1421
144	IN	OUT	PC134 (VSS)	1431
145	IN	OUT	PC135 (VDD)	1441
146	IN	OUT	PC136 (VSS)	1451
147	IN	OUT	PC137 (VDD)	1461
148	IN	OUT	PC138 (VSS)	1471
149	IN	OUT	PC139 (VDD)	1481
150	IN	OUT	PC140 (VSS)	1491
151	IN	OUT	PC141 (VDD)	1501
152	IN	OUT	PC142 (VSS)	1511
153	IN	OUT	PC143 (VDD)	1521
154	IN	OUT	PC144 (VSS)	1531
155	IN	OUT	PC145 (VDD)	1541
156	IN	OUT	PC146 (VSS)	1551
157	IN	OUT	PC147 (VDD)	1561
158	IN	OUT	PC148 (VSS)	1571
159	IN	OUT	PC149 (VDD)	1581
160	IN	OUT	PC150 (VSS)	1591
161	IN	OUT	PC151 (VDD)	1601
162	IN	OUT	PC152 (VSS)	1611
163	IN	OUT	PC153 (VDD)	1621
164	IN	OUT	PC154 (VSS)	1631
165	IN	OUT	PC155 (VDD)	1641
166	IN	OUT	PC156 (VSS)	1651
167	IN	OUT	PC157 (VDD)	1661
168	IN	OUT	PC158 (VSS)	1671
169	IN	OUT	PC159 (VDD)	1681
170	IN	OUT	PC160 (VSS)	1691
171	IN	OUT	PC161 (VDD)	1701
172	IN	OUT	PC162 (VSS)	1711
173	IN	OUT	PC163 (VDD)	1721
174	IN	OUT	PC164 (VSS)	1731
175	IN	OUT	PC165 (VDD)	1741
176	IN	OUT	PC166 (VSS)	1751
177	IN	OUT	PC167 (VDD)	1761
178	IN	OUT	PC168 (VSS)	1771
179	IN	OUT	PC169 (VDD)	1781
180	IN	OUT	PC170 (VSS)	1791
181	IN	OUT	PC171 (VDD)	1801
182	IN	OUT	PC172 (VSS)	1811
183	IN	OUT	PC173 (VDD)	1821
184	IN	OUT	PC174 (VSS)	1831
185	IN	OUT	PC175 (VDD)	1841
186	IN	OUT	PC176 (VSS)	1851
187	IN	OUT	PC177 (VDD)	1861
188	IN	OUT	PC178 (VSS)	1871
189	IN	OUT	PC179 (VDD)	1881
190	IN	OUT	PC180 (VSS)	1891
191	IN	OUT	PC181 (VDD)	1901
192	IN	OUT	PC182 (VSS)	1911
193	IN	OUT	PC183 (VDD)	1921
194	IN	OUT	PC184 (VSS)	1931
195	IN	OUT	PC185 (VDD)	1941
196	IN	OUT	PC186 (VSS)	1951
197	IN	OUT	PC187 (VDD)	1961
198	IN	OUT	PC188 (VSS)	1971
199	IN	OUT	PC189 (VDD)	1981
200	IN	OUT	PC190 (VSS)	1991
201	IN	OUT	PC191 (VDD)	2001
202	IN	OUT	PC192 (VSS)	2011
203	IN	OUT	PC193 (VDD)	2021
204	IN	OUT	PC194 (VSS)	2031
205	IN	OUT	PC195 (VDD)	2041
206	IN	OUT	PC196 (VSS)	2051
207	IN	OUT	PC197 (VDD)	2061
208	IN	OUT	PC198 (VSS)	2071
209	IN	OUT	PC199 (VDD)	2081
210	IN	OUT	PC200 (VSS)	2091
211	IN	OUT	PC201 (VDD)	2101
212	IN	OUT	PC202 (VSS)	2111
213	IN	OUT	PC203 (VDD)	2121
214	IN	OUT	PC204 (VSS)	2131
215	IN	OUT	PC205 (VDD)	2141
216	IN	OUT	PC206 (VSS)	2151
217	IN	OUT	PC207 (VDD)	2161
218	IN	OUT	PC208 (VSS)	2171
219	IN	OUT	PC209 (VDD)	2181
220	IN	OUT	PC210 (VSS)	2191
221	IN	OUT	PC211 (VDD)	2201
222	IN	OUT	PC212 (VSS)	2211
223	IN	OUT	PC213 (VDD)	2221
224	IN	OUT	PC214 (VSS)	2231
225	IN	OUT	PC215 (VDD)	2241
226	IN	OUT	PC216 (VSS)	2251
227	IN	OUT	PC217 (VDD)	2261
228	IN	OUT	PC218 (VSS)	2271
229	IN	OUT	PC219 (VDD)	2281
230	IN	OUT	PC220 (VSS)	2291
231	IN	OUT	PC221 (VDD)	2301
232	IN	OUT	PC222 (VSS)	2311
233	IN	OUT	PC223 (VDD)	2321
234	IN	OUT	PC224 (VSS)	2331
235	IN	OUT	PC225 (VDD)	2341
236	IN	OUT	PC226 (VSS)	2351
237	IN	OUT	PC227 (VDD)	2361
238	IN	OUT	PC228 (VSS)	2371
239	IN	OUT	PC229 (VDD)	2381
240	IN	OUT	PC230 (VSS)	

## 9. MAIN RAMS & ROM ACCESS

22300A MCN-8 ROM BUS OF



The first 2K bytes of Main RAM 1 are the data area for system execution and the rest of 6K bytes and the whole 8K bytes of Main RAM 2 are the data area for programmed music.

The capacity of Main ROM is 32K bytes and contains the program for system execution.

The lower address bus A0 ~ A7 is provided from CPU Interface LSI. When signal ALE from MAIN CPU rises to "H", data bus (D0 ~ D7) becomes address bus (A0 ~ A7) in CPU Interface LSI. The upper address A8 ~ A15 is directly supplied from MAIN CPU.

Chip select signals are provided from signals A13 ~ A15:

A13	A14	A15	
L	L	H	Main RAM1 chip selection
H	L	L	Main RAM2 chip selection
X	X	L	Main ROM chip selection

'LS138 FUNCTION TABLE


INPUT		OUTPUT							
ENABLE	SELECT	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
X	H	X	X	X	H	H	H	H	H
L	X	X	X	X	H	H	H	H	H
H	L	L	L	L	H	H	H	H	H
H	L	L	L	H	H	H	H	H	H
H	L	L	H	L	H	H	H	H	H
H	L	L	H	H	H	H	L	H	H
H	L	H	L	H	H	H	H	L	H
H	L	H	H	L	H	H	H	H	H
H	L	H	H	H	H	H	H	H	L
H	L	H	H	H	H	H	H	H	H

\* G2 = G2A + G2B

H = high level, L = low level, X = irrelevant

## 10. SUB-RAMS & ROM ACCESS

32330A MCH & 2MAR MIAM 8



TC5516AP is a 2K-byte RAM while HN61364P is an 8K-byte ROM.

Sub-RAM 1 — Tone data area for Memory Banks A and B.

Sub-RAM 2 — Data area for system execution.

Sub-RAM 3 — Tone data area for Memory Banks C and D.


In the same procedures as for MAIN CPU, lower address bus AS0 ~ AS7 is generated from data bus DS0 ~ DS7 in CPU Interface LSI when signal ALE is "H". Upper address signals A8 ~ A15 are provided from SUB-CPU directly.

Decoder 74LS138-2 generates chip selection signals and other control signals from signals AS11 ~ AS15 as follows:


74LS138															
IN								OUT							
A15	G1	Y0	A14	A15	A13	A12	A11	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
<u>RD-WR</u>	<u>G2</u>	<u>Y1</u>	L	H	L	L	L	H	H	H	H	H	H	H	Write strobe for Music LSIs
<u>G2B</u>	<u>Y2</u>		L	H	L	H	H	L	H	H	H	H	H	H	Data transfer: SUB-CPU → MAIN CPU
<u>A11</u>	<u>A</u>	<u>Y3</u>	L	H	L	H	H	H	H	L	H	H	H	H	Data transfer: MAIN CPU → SUB-CPU
<u>A12</u>	<u>B</u>	<u>Y4</u>	L	H	H	L	H	H	H	H	L	H	H	H	MAIN CPU interruption
<u>A13</u>	<u>C</u>	<u>Y5</u>	L	H	H	L	H	H	H	H	H	L	H	H	Sub-RAM2 chip selection
		<u>Y6</u>	L	H	H	H	H	H	H	H	H	L	H	H	Sub-RAM1 chip selection
		<u>Y7</u>	L	H	H	H	H	H	H	H	H	H	L	H	Sub-RAM3 chip selection

## 11. MUSIC LSI ACCESS


CZ-5000 employs two Music LSIs, Master LSI and Slave LSI, which are controlled by SUB-CPU.




### (1) SUB CPU $\Rightarrow$ Music LSI



### (2) Music LSI $\Rightarrow$ SUB-CPU



## 12. CPU INTERFACE (MB64H173)



Internal block diagram of MB64H173

## 12-1. Function of Each Block

F/F 1 — Set by the clock pulse '0' and signal R2 from SUB-CPU, and generates signal SYNC which synchronizes MAIN and SUB-CPUs.

FUNCTION TABLE

PRESET	INPUT			OUTPUT	
	CLEAR	CLOCK	D	Q	$\bar{Q}$
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	H*	H*
H	H	↑	H	H	L
H	H	↑	L	L	H
H	H	L	X	$Q_0$	$\bar{Q}_0$

Decoder 1 — Generates clock pulses for the latches from signals A0 ~ A3, A14, A15,  $\overline{RD}$  and  $\overline{WR}$ .

FUNCTION TABLE

ENABLE INPUT	SELECT INPUT			OUTPUT									
	G1	$\bar{G}_2^*$	C	B	A	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
X	H	X	X	X	X	H	H	H	H	H	H	H	H
L	X	X	X	X	X	H	H	H	H	H	H	H	H
H	L	L	L	L	L	H	H	H	H	H	H	H	H
H	L	L	L	H	H	L	H	H	H	H	H	H	H
H	L	L	H	L	H	H	L	H	H	H	H	H	H
H	L	L	H	H	H	H	H	H	L	H	H	H	H
H	L	H	L	L	H	H	H	H	H	L	H	H	H
H	L	H	L	H	H	H	H	H	H	H	L	H	H
H	L	H	H	L	H	H	H	H	H	H	H	L	H
H	L	H	H	H	H	H	H	H	H	H	H	H	H

$$* \bar{G}_2 = \bar{G}_2 A + \bar{G}_2 B$$

Latch 1 — Converts MAIN CPU's data bus (D0 ~ D7) into address bus A0 ~ A7, and generates clock pulses '0' ~ '5'.

Latch 2 — For the data transfer from MAIN CPU to SUB-CPU.

Latch 3 — Transfers the data from the pitch bender and modulator wheel to SUB-CPU.

Latch 4 — For the data transfer from SUB-CPU to MAIN CPU.

Latch 5 — Converts SUB-CPU's data bus (DS0 ~ DS7) into address bus AS0 ~ AS7.

FUNCTION TABLE (EACH LATCH)

INPUT			OUTPUT
$\bar{OC}$	ENABLE C	D	Q
L	H	H	H
L	H	L	L
L	L	X	$Q_0$
H	X	X	Z


Latch 1 and 5

FUNCTION TABLE (EACH FLIP-FLOP)

INPUT			OUTPUT
$\bar{OC}$	CLK	D	Q
L	↑	H	H
L	↑	L	L
L	L	X	$Q_0$
H	X	X	Z

Latch 2 ~ 4

## **12-2. Data Transfer Procedures**




(1) Pitch Bender & Modulator → SUB-CPU.

- ① Voltage level from the pitch bender or the modulator is converted into digital data in the CPU's built-in ADC (Analog to Digital Converter) and output from data bus (D0 ~ D7).
- ② The data is entered into CPU Interface LSI.
- ③ Sending signal R1, SUB-CPU sets Latch 3 and reads data periodically.


(2) MAIN CPU → SUB-CPU.

- ① Via Latch 1 and Decoder 1, MAIN CPU drops clock pulse '0' to "L" level.  
By clock pulse '0', F/F 1 is preset to rise signal SYNC.
- ② MAIN CPU puts data on data bus D0 ~ D7, and at the same time, clock pulse '0' rises to "H" level.  
At the rising edge of clock pulse '0', data from MAIN CPU is set in Latch 2.
- ③ MAIN CPU interrupts SUB-CPU from terminal PB2, and simultaneously generates signal CONT from terminal PB3.
- ④ Generating signal R2 from Decoder 3, SUB-CPU reads the data from Latch 2 via data bus DS0 ~ DS7.
- ⑤ SUB-CPU sends signal ACK to MAIN CPU via Decoder 3 and F/F 2.  
Upon receipt of signal ACK, MAIN CPU confirms that SUB-CPU has received the data and generates signal φ16 in Decoder 2.
- ⑥ When all the data have sent to SUB-CPU by repeating the above procedures ① ~ ⑤,  
MAIN CPU drops signal CONT to "L".
- ⑦ Confirming that both CONT and SYNC are "L", SUB-CPU determines that all the data have been received.




(3) Sub-CPU → MAIN CPU.

- ① In the same procedures as stated in the item (2), MAIN CPU sends "Request Command" that inquires SUB-CPU to transmit data.
- ② SUB-CPU puts data on the data bus DS0 ~ DS7 and sets the data in Latch 4 by signal W1. SUB-CPU then presets F/F 2 by pulse φ4, causing signal ACK to be entered in MAIN CPU.
- ③ Acknowledging that the data is set in Latch 4 by signal ACK, MAIN CPU generates clock pulse '2', causing the data from SUB-CPU to be put on MAIN CPU data bus D0 ~ D7.
- ④ After receiving the data, MAIN CPU sends SUB-CPU an interrupt signal from terminal PB2, and by the interrupt signal, SUB-CPU confirms that the data is received by MAIN CPU.
- ⑤ Repeating the above procedures ②~④, SUB-CPU sends the next data to MAIN CPU.



#### (4) Key and switch scanning

Receiving a key common signal from data bus, MAIN CPU discriminates a key or a switch input.



- ① From signals PA0 ~ PA3 of MAIN CPU, 4-line to 16-line decoder 74LS154P-1 generates key common signals KC0 ~ KC14.
- ② When a key or a switch is hit, one of the input signals KI0 ~ KI5 (for keys) or KI10 ~ KI15 (for switches) is entered in CPU Interface MB64H173.
- ③ MAIN CPU generates the clock pulse '3' (for keys) or '4' (for switches), causing the tristate buffers to be opened.
- ④ The input pulse is entered into data bus.
- ⑤ Discriminating the contents of the data bus, MAIN CPU determines which key is hit.

INPUT					OUTPUT																
G1	G2	D	C	B	A	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
L	L	L	L	L	L	L	H	H	H	H	H	H	H	H	H	H	H	H	H	H	
L	L	L	L	L	H	H	L	H	H	H	H	H	H	H	H	H	H	H	H	H	
L	L	L	L	H	L	H	H	L	H	H	H	H	H	H	H	H	H	H	H	H	
L	L	L	L	H	H	H	H	H	L	H	H	H	H	H	H	H	H	H	H	H	
L	L	L	L	H	L	H	H	H	H	L	H	H	H	H	H	H	H	H	H	H	
L	L	L	H	L	H	H	H	H	H	H	L	H	H	H	H	H	H	H	H	H	
L	L	L	H	H	L	H	H	H	H	H	H	L	H	H	H	H	H	H	H	H	
L	L	L	H	H	H	H	H	H	H	H	H	H	L	H	H	H	H	H	H	H	
L	L	H	L	L	L	H	H	H	H	H	H	H	H	L	H	H	H	H	H	H	
L	L	H	L	L	H	H	H	H	H	H	H	H	H	L	H	H	H	H	H	H	
L	L	H	L	L	H	H	H	H	H	H	H	H	H	L	H	H	H	H	H	H	
L	L	H	L	H	L	H	H	H	H	H	H	H	H	L	H	H	H	H	H	H	
L	L	H	H	L	L	H	H	H	H	H	H	H	H	L	H	H	H	H	H	H	
L	L	H	H	L	H	H	H	H	H	H	H	H	H	L	H	H	H	H	H	H	
L	L	H	H	H	L	H	H	H	H	H	H	H	H	L	H	H	H	H	H	H	
L	L	H	H	H	L	H	H	H	H	H	H	H	H	L	H	H	H	H	H	H	
L	L	H	H	H	H	H	H	H	H	H	H	H	H	L	H	H	H	H	H	H	
L	L	H	H	X	X	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	
H	L	X	X	X	X	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	
H	H	X	X	X	X	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	

74LS154P Function Table

13. KEY MATRIX

KI 0	KI 1	KI 2	KI 3	KI 4	KI 5	KI 10	KI 11	KI 12	KI 13	KI 14	KI 15
KC 0	C2	C#2	D2	D#2	E2	F2	PRESET BANK-C	PRESET BANK-D	MEMORY BANK-A	MEMORY BANK-B	MEMORY BANK-C
KC 1	F#2	G2	G#2	A2	A#2	B2	TONE 5	TONE 6	TONE 7	TONE 8	PRESET BANK-A
KC 2	C3	C#3	D3	D#3	E3	F3	CURSOR NO	CURSOR YES	TONE 1	TONE 2	TONE 3
KC 3	F#3	G3	G#3	A3	A#3	B3	ENV STEP ▼ DOWN	ENV STEP ▲ UP	ENV POINT SUSTAIN	ENV POINT END	VALUE ▼ SAVE
KC 4	C4	C#4	D4	D#4	E4	F4	MOD. DEPTH	BEND RANGE	GLIDE	PONTAMENTO	MT
KC 5	F#4	G4	G#4	A4	A#4	B4	INITIALISE	OCTAVE	VIBRATO	LINE SELECT	RING
KC 6	C5	C#5	D5	D#5	E5	F5	DCO 1 WAVEFORM	DCO 1 ENV	DCW 1 KEY-F	DCA 1 ENV	DCA 1 ENV
KC 7	F#5	G5	G#5	A5	A#5	B5	DOC 2 WAVEFORM	DCO 2 ENV	DCW 2 KEY-F	DCA 2 ENV	DCA 2 ENV
KC 8	C6	C#6	D6	D#6	E6	F6	TRACK CHECK	REPEAT ▲ UP	TEMPO ▼ DOWN	DELETE	DETUNE
KC 9	F#6	G6	G#6	A6	A#6	B6	TRACK 3	TRACK 4	TRACK 5	TRACK 6	TRACK 7
KC 10	C7						RESET	REC. TRACK MANUAL	REC. TRACK REAL TIME	TRACK 1	TRACK 2
KC 11							STOP	PLAY ▼	FWD ▼	REV ◀	MEMORY PROTECT
KC 12											MODULATION ON/OFF
KC 13	C2					C7	NORMAL	TONE MIX	KEY SPLIT	SEQUENCER	SOLO
KC 14							PORTAMENTO ON/OFF	GLIDE ON/OFF	KEY TRANSPOSE	MASTER TUNE	COMPARE/ RECALL

## **14. LED DRIVING CIRCUITS**


74LS174  
JUNCTION TABLE  
ACH FLIP FLOP

INPUT			OUTPUT	
CLEAR	CLOCK	D	Q	$\bar{Q} \uparrow$
L	X	X	L	H
H	↑	H	H	L
H	↑	L	L	H
H	L	X	$Q_0$	$\bar{Q}_0$

$H$  = high level (steady state)  
 $L$  = low level (steady state)  
 $X$  = irrelevant  
 $\uparrow$  = transition from low to high level  
 $Q_0$  = the level of  $Q$  before the indicated steady-state input conditions were established.

**74LS154P**  
**FUNCTION TABLE**

H = high level, L = low level, X = irrelevant



#### Combining the signals $A_0 \sim A_3$ , Decoder

4 generates signals  $\phi 17 \sim \phi 19$  and  $\phi 1A \sim \phi 1D$  which set latches 5 ~ 11.


For lighting the LED "NORMAL", MAIN CPU raises signal D0 which is inverted to "L" level.

Then, MAIN CPU generates clock signal #17 from signals A0 ~ A3.


**D0** ("L") is set in Latch 5 dropping

The LED "NORMAL" is lit when its

The LED "NORMAL" is lit when its anode is connected to VDL2 (+5V).



NORMAL




These LEDs are controlled by SUB-CPU.

For example, when SUB-CPU wishes to light the "PRESET BANK-A" LED, it drops all the signals L8 ~ L11. Y0 output of Decoder 5 drops to "L", causing the LED to be lit.

## 15. ANALOG CIRCUIT BLOCK DIAGRAM

REF. MUSICO LSI (MUSICO)



Master and Slave Music LSIs provide 12-bit digital sounds for DAC (Digital to Analog Converter). By means of time sharing, DAC mixes the two different signals and converts into analog waveforms. To obtain a wide dynamic range of the amplitude, Music LSIs' outputs are contracted and are reformed into a proper waveform shape by Expander circuits. Sample & Hold circuit removes a high frequency noise called as glitch contained in the DAC output.

Sample & Hold Circuit also separates the Master and Slave waveforms.


16. MUSIC LSI ( $\mu$ PD933)

MARSHAL MUSIC CHIPS DATA SHEET

PIN NO.	TERMINAL NAME	IN/OUT	FUNCTION
1 ~ 8	DB7 ~ DB0	IN/OUT	8-bit data bus between Music LSIs and SUB-CPU
9	CS	IN	Chip select terminal. At "L", the LSI is designated by SUB-CPU.
10	RD	IN	Read data terminal. At "L", the LSI sends data to SUB-CPU.
11	WE	IN	Write enable terminal. At "L", the LSI receives data from SUB-CPU.
12	WS	IN	Write strobe terminal. SUB-CPU writes data into Music LSI at the rising edge of the signal.
16	M/S	IN	Master or Slave determination terminal. When "L", the LSI becomes Slave LSI while it becomes Master LSI when the terminal is "H".
17	SYC	IN/OUT	Synchronous signal input/output terminal. The synchronous signal is sent from Master LSI to Slave LSI.
18	CLK	IN	4.48 MHz clock pulse input
21	RST	IN	Reset signal input. Normally the terminal stays "L". At power ON, the terminal rises to "H" level for a while and the internal circuits of the LSI are initialized.
22	DOE	IN/OUT	Data output enable terminal. At "H", digital sound signals are output from Master LSI while Slave LSI outputs sound signal at "L" level.
23	SH	OUT	40KHz sampling signal for Sample & Hold circuit
25 ~ 27	DO1 ~ DO3	OUT	Control signals for Expander circuit
28 ~ 39	DO4 ~ DO15	OUT	12-bit digital sound signals
40	VDD	IN	+5V power source

## 17. DAC (Digital to Analog Converter)



The two Music LSIs output different waveforms. When signal DOE is "H", Master LSI outputs a waveform while Slave LSI outputs a waveform at "L" level of DOE.



## 18. EXPANDER CIRCUIT


(between D/A converter and Expander) DAC, AT

In order to extend the dynamic range of the melody signal, a part of DAC output waveform is contracted and expanded by Expander Circuit.



In accordance with the voltage levels of the signals DO1, DO2 and DO3, one of the input channels is turned on.

By the resistors connected to each channel, the amplitude of DAC output varies from 1 to 1/16.



Combined resistances at each point are:

$$\begin{aligned}
 ra &= R1 (5\text{K}\Omega) + R2 (5\text{K}\Omega) = 10\text{K}\Omega \\
 rb &= \text{Parallel connected } ra (10\text{K}\Omega) \text{ and } R3 (10\text{K}\Omega) = 5\text{K}\Omega \\
 rc &= rb (5\text{K}\Omega) + R4 (5\text{K}\Omega) = 10\text{K}\Omega \\
 rd &= \text{Parallel connected } rc (10\text{K}\Omega) \text{ and } R5 (10\text{K}\Omega) = 5\text{K}\Omega \\
 re &= rd (5\text{K}\Omega) + R6 (5\text{K}\Omega) = 10\text{K}\Omega \\
 rf &= \text{Parallel connected } re (10\text{K}\Omega) \text{ and } R7 (10\text{K}\Omega) = 5\text{K}\Omega \\
 rg &= rf (5\text{K}\Omega) + R8 (5\text{K}\Omega) = 10\text{K}\Omega
 \end{aligned}$$

Each current value is:

$$\begin{aligned}
 I &= I_{11} + I_{12} \\
 I_{11} &= I_{21} + I_{22} \\
 I_{21} &= I_{31} + I_{32} \\
 \text{Namely, } I_{11} &= I/2 \\
 I_{21} &= I_{11}/2 = I/4 \\
 I_{31} &= I_{21}/2 = I/8
 \end{aligned}$$


Voltage level at each channel is:

$$\begin{aligned}
 \text{Channel 0: } rg \times I &= 10\text{K}\Omega \times I \\
 \text{Channel 1: } re \times I_{11} &= 10\text{K}\Omega \times I/2 \\
 \text{Channel 2: } rc \times I_{21} &= 10\text{K}\Omega \times I/4 \\
 \text{Channel 3: } ra \times I_{31} &= 10\text{K}\Omega \times I/8 \\
 \text{Channel 4: } R1 \times I_{31} &= 5\text{K}\Omega \times I/8 = 10\text{K} \times I/16
 \end{aligned}$$


If input voltage is E:

$$\begin{aligned}
 \text{Channel 0 input voltage is } E. \\
 \text{Channel 1 input voltage is } E/2. \\
 \text{Channel 2 input voltage is } E/4. \\
 \text{Channel 3 input voltage is } E/8. \\
 \text{Channel 4 input voltage is } E/16.
 \end{aligned}$$

## 19. SAMPLE & HOLD CIRCUIT



The block eliminates a high frequency noise called as "Glitch" which appears at the end of the stepped waveform.




When signal SH from Master LSI is "H", the switch X in TC4053 is contacted with the terminal OX. This causes the input signal to pass through. At this time, the voltage level of the waveform is charged in the Hold Capacitor.

On the other hand, while a glitch appears on the waveform, the switch X is contacted with the terminal IX. This results in cutting off the glitch. Although no signal comes out of TC4053, the input of the opamp keeps the same voltage level by discharging of the Hold Capacitor.

Sampling or holding the slave waveform is performed by the same procedures using signal SH from Slave LSI and switch Z.


## 20. STEREO CHORUS CIRCUIT



### Function of Each Block:

- Filter A** — Smoothes the stepped waveform of Sample & Hold Circuit output signal.
- Filter B** — As the BBD does not pass signals which exceed 20KHz, this block is a low-pass filter whose cutoff frequency is 20KHz.
- Compressor** — In accordance with input signal level, this block controls the amplitude. When the input signal is small, the circuit amplifies the signal whereas the amplitude becomes smaller when the input is a large-level waveform. The block is used for reducing the noise.
- Three-Phase LFOs** — Generates low-frequency triangle signals of 0.54Hz and 6.1Hz. The three outputs differ 120 degrees in phase.
- VCOs** — Voltage Controlled Oscillator which generates the clock pulses for the BBDs. Their oscillation frequencies vary in accordance with the input voltage level.
- BBDs** — Bucket Brigade Device. Stereo chorus effect is given by delaying the right or the left sound.
- Filter C** — Since the output signal of the BBD carries a noise caused by clock pulses, the filter removes the noise.
- Expander** — Functions contrary to the Compressor. This circuit is also used for reducing the noise.

## 20-1. Three-Phase LFO (Low Frequency Oscillator)




The left figure shows three inverters serially connected.


If "L" level input enters the circuit, the output becomes "H" level. Because of the transfer characteristic of the inverter, the inverted input voltage appears on the output with a time lag. Hence, the circuit oscillates and the oscillation frequency is determined by the time lag.

The following shows the actual circuit of the Three-Phase LFO. The time lag is controlled by the parallel connected capacitor and the resistors.

Model CZ-5000 employs two LFOs whose oscillation frequencies are 0.54Hz and 6.1Hz. The output differs 120 degrees in phase.




Both 0.54Hz and 6.1Hz triangle waveforms are mixed to give variational delays of the sound in the BBD.



The 0.54Hz and 6.1Hz waveforms are mixed in the ratio of 10:1 as they pass through 18Kohm and 180Kohm resistors, respectively.

## 20-2. VCO (Voltage Controlled Oscillator)





The VCO is an oscillator whose oscillation frequency varies in accordance with the input voltage level.

In the left figure, the voltage levels of the A-OUT and the B-OUT are opposite.


- (1) When A-OUT is "H", B-OUT drops to "L".
- (2) From A-OUT, electric current flows into B-IN via a differentiation circuit.

As a result, the voltage of B-IN drops gradually while the A-IN voltage gradually rises.




- (3) When B-IN becomes lower than the threshold level, B-OUT rises to "H". When A-IN becomes higher than the threshold level, A-OUT drops to "L".
- (4) The circuit oscillates repeating the above operations.

The following shows the actual circuit of VCO. When control terminal (A) is GND (zero volt), it takes approximately 15 microseconds for the differentiation circuit to reach the threshold voltage.




When the voltage of A is 2 volts, it takes only 9 microseconds to reach the threshold level.




As VCO receives a triangle waveform from the Three-Phase LFO, it oscillates from 55.6 KHz to 33.3 KHz in accordance with the voltage level of LFO output.

### 20-3. BBD (Bucket Brigade Device)



The BBD contains serial-connected delay elements. The input signal is shifted one step per one clock pulse.

The clock pulse is generated in the VCO, and as it varies from 33.3KHz to 55.6KHz, the delay time varies.




Model CZ-5000 employs three BBDs in order to give better stereo effect.


## 20-4. Compressor and Expander Circuits

SI. VOLUME CONTROL CIRCUIT


If a sound signal passes through the BBD, a noise is carried on the signal especially when the input level of the signal is low.




Compressor ..... When the level of input signal is low, the amplitude is large.  
If the input level is high, the amplitude decreases.




Expander ..... When the level of input signal is low, the amplitude is small.  
The amplitude increases when the input level is high.



When a low signal does not pass through the Compressor and the Expander;




When a low signal passes through the Compressor and the Expander;



Thus, the S/N ratio of the circuit is heightened.

## 21. VOLUME CONTROL CIRCUIT

SC-4 - Output stage and Frequency Divider




Electric current from pedal and main volume controls are amplified by transistors T4 and T3, respectively, and become the base current of transistor T2. Collector current of T2 is applied to NJM13600's control terminals.

NJM13600 is a power amplifier with control terminals.

In accordance with the amount of the current applied to pins 1 and 16, the amplitude of the amplifier varies.


## 22. RESET CIRCUIT



## 23. MIDI & MT INTERFACE CIRCUITS

### **23-1. MIDI Interface Circuit**

MIDI (Musical Instrument Digital Interface) is an international standard for the external control of electronic musical instruments. In other words, standardized input and output terminals are equipped with musical instruments, rhythm machines, sequencers, etc. and the music information which the machines send and receive via these terminals is made compatible by certain formatting. This standard enables a musical instrument to connect, synchronize, and sequence (memorize) to other models and even to other brands.




Serial data information from other instruments comes in from the MIDI-IN terminal and enters into MAIN CPU's PC1 terminal via photo coupler PC900. The CZ-5000 is not thus electrically connected with any external instruments; which causes electric noises to be cut off.

MAIN CPU transmits MIDI data from PCO terminal

## 23-2. MT Interface Circuit

THBM7B10A 18



Digital data of 1 and 0 are recorded on magnetic tape as 2.4KHz and 1.2KHz sound, respectively.

When data is read, a signal from a cassette tape player comes in from MT terminal pin 5.

As the voltage level varies depending on cassette tape players, the two zener diodes clamp the signal between 0 and +5 volts.

The cramped waveform is amplified by the first opamp. The second stage opamp is a comparator which examines whether the input voltage is higher or lower than 2.5V and outputs a square waveform to MAIN CPU's PC3 terminal.


As 5 volts of MAIN CPU's PB1 terminal is too high for a cassette tape recorder, it is dropped to 34 millivolts by the 100Kohm and 680ohm resistors.

Signal PB4 from MAIN CPU turns on and off the remote control relay which controls the motor in a cassette tape player.

## 24. ADJUSTMENT

Model C section TM CCS

### 24-1. DAC Offset Voltage



- (1) Connect a digital voltmeter between pin 13 or 19 of DAC BA9221 and pin 7 of opamp TL082-3.

- (2) While the test unit is not producing any sound, adjust VR2 on PCB M5153-MA1M so that the voltmeter reading is  $0 \pm 3\text{mV}$ .

### 24-2. Volume Adjustment

- (1) Keep pressing "INITIALIZE" button, depress "DC01 WAVEFORM", "DC01 ENVELOPE", "DCW1 KEY FOLLOW", DCW1 ENVELOPE", DCA1 KEY FOLLOW" and "DCA1 ENVELOPE" buttons.
- (2) Depress "DCW1 ENVELOPE" and then "END" buttons.
- (3) Choose 1+1' by "LINE SELECT" button.
- (4) Set the volume control to its maximum and the stereo chorus volume to its minimum.
- (5) Connect a digital voltmeter between the ground and LINE-OUT terminal (either left or right output).
- (6) Depressing a key, adjust 50K VR on the PCB M5153-AS1M so that the voltmeter reading is 360mV (510mV when an oscilloscope is used for checking the voltage).

**EXPLODED VIEW**

