

## F] Machine Control inst<sup>ns</sup> :

- |         |                       |
|---------|-----------------------|
| (1) EI  | } Hardware interrupts |
| (2) DI  |                       |
| (3) SIN |                       |
| (4) RIM |                       |



(5) HLT ; [ Halt the processor ]

[ NAM ] [ 1-BI ] [ NFAC ]



Sequence of operations =

5173	X	} Fig. (1)
5174	HLT	
5175	Y	

mem.



(i) Opcode fetch and decode :-



The Opcode of HLT inst<sup>n</sup> is transferred from IR to ID & HLT inst<sup>n</sup> unit is selected (decode)

(ii) Execution :

a) When uP execute HLT inst<sup>n</sup>, then HLT state bit is set (fig 2). As  $Q=1$ , so  $EN=1$  and Opcode fetch clk. is disabled. Hence, after HLT inst<sup>n</sup> uP will not read opcode of any other inst<sup>n</sup>.

b) In HLT state uP will keep address, data, control pins floating i.e. uP will not use external address, data, control buses.

c) In HLT state uP will o/p status signals  $S_1, S_0 = 00$  to inform external device that uP is in HLT state. Hence any external device can use system address, data, control buses, if required.

uP can be made to exit from Halt state by giving any of the following 3 signals:

- Reset signal
- Interrupt signal
- HOLD signal.

(6) NOP ; NO operation


[NAM] [1-BI] [NFAC] [PIE]

Sequence of operation of NOP:

2143	X
2144	NOP
2145	Y

mem

(i) Opcode fetch and decode:



The opcode of NOP inst<sup>n</sup> is transferred from IR to ID and NOP inst<sup>n</sup> unit is selected (decoding).

(ii) Execution: NOP inst<sup>n</sup> does not perform any operation.


For opcode fetch & decode of NOP inst<sup>n</sup>, four clock cycles time is reqd. but as NOP inst<sup>n</sup> does not perform any operation, so four clock cycles of time of 4P is wasted. NOP inst<sup>n</sup> is used in delay programs to waste four clock cycles time of 4P.

## # [4] Input and Output Instructions:

- (1) IN Port Address } Refer Interfacing as
- (2) OUT Port address } IO device with 4P

~~Diff~~ Difference bet<sup>n</sup> RST 1 and HLT as interrupting inst<sup>n</sup>:

1. RST 1 / RST 5 (Break point technique)



If RST 1 inst<sup>n</sup> is given as a last inst<sup>n</sup> of main user program, then after executing user program, 4P execute inst<sup>n</sup> RST 1.

When 4P execute RST 1, then 4P will branch from main user prog. to standard subprog. of RST 1. This subprog. is used to save the results obtained in different registers of 4P into reserved mem. loc<sup>n</sup>s and it is called scratch pad memory.

If REQ key is pressed, then the results of different registers present in scratch pad memory is displayed on 7-seg. display connected. Hence



user can verify the results obtained in different registers of 4P.

2. HLT : If HLT inst<sup>n</sup> is given in the last of user prog. then after executing user prog, in the last 4P will execute HLT inst<sup>n</sup>. After HLT inst<sup>n</sup> 4P will not execute any other inst<sup>n</sup>. Hence, the results obtained in different reg<sup>s</sup> of 4P are not saved into scratch pad mem<sup>y</sup>. So, scratch pad mem<sup>y</sup> will contain garbage value. If REC key is pressed, then the garbage value present in scratch pad mem<sup>y</sup> is displayed on 7-seg display connected. Hence, programme cannot verify the results obtained in different registers of 4P.