

ADDITIONAL PRACTICE PROBLEMS ON MEMORY INTERFACING

COURSE INSTRUCTOR: DR. DEVYANI GUPTA

Q: Design memory system for the 8085 microprocessor such that it should contain 8 kbyte of EPROM (Erasable Programmable Read Only Memory) and 8 kbyte of RAM (Read/Write Memory).

Memory ICs	A ₁₅	A ₁₄	A ₁₃	A ₁₂	A ₁₁	A ₁₀	A ₉	A ₈	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	Address
Starting address of EPROM	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0000H
End address of EPROM	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1FFFH
Starting address of	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	2000H
RAM	0	0	_		_	_		_	_	_	_	_	_	_			
End address of RAM	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	3FFFH





Q: Design a microprocessor system for the 8085 microprocessor such that it should contain 2 KB of EPROM and 2 KB of RAM with starting addresses 0000H and 6000H respectively.


2K EPROM

Address Lines = $2K = 2^1 \times 2^{10} = 2^{11} = 11$ lines Data Lines = 8 Lines Control Signals = RD^* Chip Select = remaining address lines

2K RAM


Address Lines = $2K = 2^1 \times 2^{10} = 2^{11} = 11$ lines Data Lines = 8 Lines Control Signals = RD^* , WR^* Chip Select = remaining address lines

Memory ICs	A ₁₅	A ₁₄	A ₁₃	A ₁₂	A ₁₁	A ₁₀	A ₉	A ₈	A ₇	A ₆	A ₅	A_4	A ₃	A ₂	A ₁	A ₀	Address
Starting address of EPROM	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0000H
End address of EPROM	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	07FFH
Starting address of RAM	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	6000H
End address of RAM	0	1	1	0	0	1	1	1	1	1	1	1	1	1	1	1	67FFH




Q: Design a microprocessor system for the 8085 microprocessor such that it should contain 16 kbyte of EPROM and 4 kbyte of RAM using two 8 kbyte EPROMs (2764) and two 2 kbyte RAMs (6116). Use a single 3:8 decoder for CS* for all ICs.

Memory ICs	A ₁₅	A ₁₄	A ₁₃	A ₁₂	A ₁₁	A ₁₀	A9	A ₈	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	Address
Starting Address of EPROM 1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0000H
End Address of EPROM 1	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1FFFH
Starting Address of EPROM 2	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	2000H
End Address of EPROM 2	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	3FFFH
Starting Address of RAM 1	0	1	0	Х	Х	0	0	0	0	0	0	0	0	0	0	0	4000H
End Address of RAM 1	0	1	0	Х	Х	1	1	1	1	1	1	1	1	1	1	1	47FFH
Starting Address of RAM 2	0	1	1	Х	Х	0	0	0	0	0	0	0	0	0	0	0	6000H
End Address of RAM 2	0	1	1	Х	Х	1	1	1	1	1	1	1	1	1	1	1	67FFH



Q: Without using any decoder, explain the interfacing of a RAM memory IC 6116 (2K × 8) with 8085.



Q: Connect one 2K x 8 EPROM and two 2K x 8 RAM with 8085 microprocessor. Generate MEMR* and MEMW* using OR gate. Additionally, generate CS* logic using 3:8 decoder.

HOMEWORK