

## \* E] Branching inst<sup>n</sup> are programs [central transfer inst<sup>n</sup>]:

Initially all the inst<sup>n</sup> codes are present in memory. To execute any inst<sup>n</sup>, first 4P has to read the inst<sup>n</sup> codes from mem. For reading inst<sup>n</sup> code from memory, 4P will transfer mem. loc. addre. from PC to address pins.

Normally, the address in PC is automatically incremented by one, so 4P will read inst<sup>n</sup> code in sequence from successive memory loc's. This is called normal sequence of reading inst<sup>n</sup> code from memory.

If a new 16-bit no. is transferred into PC, then the old no. of PC is lost. Now, 4P will read next inst<sup>n</sup> code from this new address which is transferred into PC and it is called Branching By Operation.

Sc for branching operat<sup>n</sup>, we have to transfer new 16-bit no. into PC.

There are two types of branching oper<sup>n</sup>:

### (a) Only Branching:


If the old no. of PC is not saved into stack mem. and new 16-bit no. is directly transferred into PC then 4P will branch and read next inst<sup>n</sup> code from this new address which is transferred into PC. But as the old no. of PC is not saved so 4P can't return back to the old address. Hence, it is called only branching.

### \* (b) Branching and Returning back:

If old no. of PC is saved into stack memory (PUSH PC) and then new no. is transferred into PC, then 4P will branch and read next inst<sup>n</sup> code from this new address transferred into PC. But as the old no. of PC is saved in stack memory, so whenever 4P performs POP PC, then 4P will return back to the old address. Hence, it is called branching and returning back.


The different branching inst<sup>n</sup>s are:

(I) PCHL ; [Transfer 16 bit no. of reg-pair HL into PC].



Note: In PCHL inst<sup>n</sup>, the old no. of PC is not saved and new no. of reg-pair HL is directly transferred into PC, so it is only branching.

Ex(1): Transfer 9000H into PC.



After PCHL, 4P will read next inst<sup>n</sup> code from address 9000H which is transferred into PC.



(2) Transfer 16 bit no. of DE pair into PC.

in one step XCHG P; (DE)  $\rightarrow$  HL and then  
forward PCHL ; HL  $\rightarrow$  PC

(3) Transfer 16 bit no. of TOS, TOS+1 into PC.

in one step POP H in one step (TOS) forward  
forward PCHL in one step (TOS+1) forward

(4) Transfer 16-bit no. of SP into PC.

JH (not part) LXI H, 0000H ; [ ] 00 00 (5)  
DAD SP ; [ ] + [ ] SP [ ]  
PCHL ; [ ] HL  $\rightarrow$  [ ] PC

2] JMP Addr16 ; [ Unconditional jump to  
the target instr ]

[ Similar to GOTO statement ]

Addr16  $\rightarrow$  [ Addr16 ] PC

(only branching)

Opcode : (I)xJ

[ IAM ] [ 3-BI ] [ NFAC ]

1001  $\rightarrow$  1001P JH 29

1002 " in target instr 29  $\rightarrow$  2149 101111  
as branching is written 1000P in 16-bit word

Ex: Transfer 19000H into PC by two methods

(i) LXI H, 9000H ; [ ] 9000  $\rightarrow$  9000  
(Transfer 19000H into PC)

(ii) JMP 9000H ; 9000H  $\rightarrow$  9000 PC  
(Branching)

# Give the sequence of operations for  
the instrn : - I+L RHTZ / 29

JMP 5000H

initial state of memory (S)

new memory 2146 200X00 J

new memory 2147 0000 PC 29 at 5000

2148 00 PC 29 at 5000

2149 50 Forward

0X214A 41 02 Branching

0X214B 00 00

0X214C 00 00

0X214D 00 00

0X214E 00 00 Target instr

0X214F 00 00

0X2150 00 00

0X2151 00 00

0X2152 00 00

0X2153 00 00

0X2154 00 00

0X2155 00 00

(1) Opcode fetch and decode :


1001 [ mem ]  $\rightarrow$  2147 JMP IR } opcode  
1001P JH 29 { fetch

PC 2147 +1  $\rightarrow$  2148 PC

The opcode of JMP instr is transferred

from IR to ID and JMP inst<sup>n</sup> unit is selected. (decoding)


(2) Operand fetch (2<sup>nd</sup> & 3<sup>rd</sup> byte)



$$\text{PC } [2149 \text{ H}] + 1 \rightarrow [214A \text{ H}] \text{ PC}$$


(3) Execution of Branching operation

The address 5000H given with JMP inst<sup>n</sup> is directly transferred from W to PC.



So, CPU will jump and read new inst<sup>n</sup> code Z from address 5000H which is transferred into PC causing branching.

Ex: JMP 2160H Target inst<sup>n</sup>



Sequence of Operation:


(1) Opcode fetch and decode -

$$\text{PC } [3257 \text{ JMP}] \xrightarrow{+1} \text{JMP } \text{IR}$$

$$\text{PC } [3257] + 1 \rightarrow [3258] \text{ PC}$$


The opcode of JMP inst<sup>n</sup> is transferred from IR to ID and JMP inst<sup>n</sup> unit is selected (decoding).

(2) Operand fetch (2<sup>nd</sup> & 3<sup>rd</sup> byte) :




$$\text{PC } [3259] + 1 \rightarrow [325A] \text{ PC}$$

(3) Execution of branching:



Now, 4P will read next inst<sup>n</sup> code from addr. 2160 H which is transferred into PC if 4P will jump & execute target inst<sup>n</sup> -


Ex: JMP 5120 H.



(3) J condition Addr 16; [Conditional jump to the target inst<sup>n</sup>]

[Similar to IF--THEN stat]

Only if given cond<sup>n</sup> is satisfied then,  
Addr 16 → Addr 16]



Sequence of Operation:

i. Cond<sup>n</sup> satisfied (jump) -

If given cond<sup>n</sup> is satisfied, then 4P will execute like JMP inst<sup>n</sup> ie new 16-bit address given in the inst<sup>n</sup> is transferred to PC and the old no. of PC is lost. Hence, 4P will jump and read next

inst<sup>n</sup> code from this new address transferred into PC is Branching Operator

2. Cond<sup>n</sup> not satisfied (Normal Operator)

If given cond<sup>n</sup> is not satisfied, then new 16-bit address is not transferred into PC. So the old no. of PC is not lost. Hence, 4P will not jump, instead 4P will read next inst<sup>n</sup> code in sequence. Normal operator

The different conditional jump inst<sup>n</sup>'s are given below:

(a) JC Addr 16; [Jump if carry]

If CF = 1, then 4P will jump or branch

(b) JNC Addr 16; [Jump if not carry]

If CF = 0, then 4P will jump or branch

(c) JZ Addr 16; [Jump if result is zero]

If ZF = 1, then 4P will jump or branch

(d) JNZ Addr 16; [Jump if result is not zero]

If ZF = 0, then 4P will jump or branch

(e) JPF Addr 16; [Jump if parity even]

If PF = 1, then 4P will jump or branch


(f) JPO Addr 16; [Jump if parity odd]

If PF = 0, then 4P will jump or branch

(g) JM; [Jump if minus signs] If SF = 1, then CPU will jump at branch


(b) JP addi 16 ; [Jump if + sign]  
If SF = 0, then CPU will jump or branch.

**Ex:-** Give sequence of operations of the instruction




A] Sequence of operations for condition satisfied ( $CF=1$ )

(i) Ops de fetch & decode :



The opcode of JC inst<sup>n</sup> is transferred from IR to ID & JC inst<sup>n</sup> unit is selected. 39 F (3)

(ii) Operand fetch of 2<sup>nd</sup> byte & cond'n check  
 $(CF = ?)$  and if  $CF = 1$  (cond'n satisfied,  
 Then operand bytes of 3<sup>rd</sup> byte):




iii) Executives or branching:



Finally, it will jump & read next inst<sup>n</sup> code 2 from address 4150 which is transferred to PC ie branching operation.


Sequence of operations for cond<sup>not satisfied</sup>  
 $(\text{cf} = 0)$  (cont'd)

(i) Opcode fetch & decode: 14 bits



Ans: The opcode of  $Jc$  inst<sup>n</sup> is transferred from IR to ID & if  $Jc$  inst<sup>n</sup> unit is selected.

(ii) Operand fetch of only 2nd byte & wait  
 (check  $CIF = ?$ ) & if  $CIF = 0$  (when  $\Rightarrow$  not satisfied),  
 then 4P will read 3rd byte & then  
 only address is PC is increased by 2.




so, UP will not jump & UP will ~~jump~~  
execute next inst & UP sequence sum.  
add. 6127 H.

Ex: J P 9000 H

Ex: J Z 7500 H


A] Sequence of operations for cond'n satisfied

(i) Opcode fetch and decode




The opcode of JZ instn is transferred from IR to ID & JZ instn unit is selected (decoding).

(ii) Operand fetch of 2nd byte and cond'n check ( $ZF = ?$ ) and if  $ZF = 1$  (cond'n satisfied) then operand fetch of 3rd byte:




(iii) Execution of Branching operation ( $ZF = 1$ )



so, UP will jump and read next inst code  
add. 7500 H ie UP executes target instn Z.



B] Sequence of operations for cond'n not satisfied:

(i) Opcode fetch & decode



The opcode of JZ instn is transferred from IR to ID & JZ instn unit is selected.

(ii) Operand fetch of 2nd byte and cond'n check ( $ZF = ?$ ) and if  $ZF = 0$  (cond'n not satisfied) then UP will not read 3rd byte operand. Only add. in PC is increased by 2.



so, UP will not jump, instead UP will read next inst code in sequence from address 6146 H ie UP execute instn Y.

## ~~Subprogram | Subroutine | functions | Procedure:~~

→ advantage of subprograms is reusability.

Calling main Prog-

2146	01	int. no. of subprogram	P
2146	A	called Subprogram	
2147	CALL	address of subprogram	
2148	00	6000H	P
2149	60	6000H	RET
214A	B	;	;
Returns Address	:	;	;
3723	C	6023H	RET R
3724	CALL	6024H	RET I
3725	60	6025H	Z
3726	D	6026H	;
Returns addr	3727	D	9146H

To perform any operation using UP, we have to write user programs and it is called main user program. If any operation in main user program is reqd. to be performed more than once, then it is called repetitive operations.

Normally, for the repetitive operations, the program is prepared only once and this program is stored in separate mem. loc's. This program of repetitive operat'n is not a separate program, but it is a part of main user program, hence it is called subprograms.

(a) To execute this sub program we have to give call inst' in the main program. When UP



executes call inst', then it performs two steps. The old address in PC is 1<sup>st</sup> saved into stack mem (PUSH PC).

(b) Then new sub program address is transferred into PC. so, UP branches from main program to sub program.

After executing sub program, when UP executes RET inst', then the old address of PC is transferred back from stack mem. to PC (POP PC). So UP returns back from sub program to the next inst' of main program from where UP has left.



Sequence of Operation of inst' CALL 6000H.  
(Refer fig. of topic sub program)

(1) Opcode fetch and decode



The opcode of CALL inst' is transferred from IR to ID and CALL inst' unit is selected (decoating).

(2) Operand fetch of 2<sup>nd</sup> & 3<sup>rd</sup> byte =



## (3) Execution Operations:

a) Saving of ~~inst<sup>n</sup>~~ Return address:

The return address 214AH of next inst<sup>n</sup> B is first saved from PC to stack mem. (PUSH PC). Only this step is present in JMP inst<sup>n</sup>.



Note: TOS after call inst<sup>n</sup> is equal to mem. loc<sup>n</sup> 9144H.

## b) Branching from main prog. to sub prog:


The sub prog. address 6000H is transferred from reg. pair WZ to PC.



Now, 4P will read next inst<sup>n</sup> code from address 6000H which is transferred into PC i.e. 4P branches from main prog. to sub prog. and execute inst<sup>n</sup> P.

Sequence of operation of RET inst<sup>n</sup>:  
 (Refer fig. of topic sub/prog.)

## i) Opcode fetch and decode:




The opcode of RET inst<sup>n</sup> is transferred from IR to ID and RET inst<sup>n</sup> unit is selected (Decoding).

Note: As RET is one byte inst<sup>n</sup>, there is no operand fetch.

(ii) Execution of Returning back from sub prog. to main prog.:


Note: TOS after CALL = 9144H, so TOS before RET inst<sup>n</sup> should also be 9144H. To satisfy this cond<sup>n</sup>, normally, the no. of PUSH & POP inst<sup>n</sup>s in the sub prog. should be equal.

The return address 214AH saved in stack mem. during CALL inst<sup>n</sup> is transferred back to PC (POP PC) transferred back from stack mem. to PC (POP PC).




Now, 4P will read next inst<sup>n</sup> code from address 214AH which is transferred into PC i.e. 4P returns back from subprog. to inst<sup>n</sup> B of main prog. from where 4P has left.

Ex :- CALL 2000H and RET



## Sequence of Operations of CALL Statement

(i) Opcode field and decode:



The opcode of CALL inst<sup>n</sup> is transferred from IR to ID and call inst<sup>n</sup> unit is selected.

(d) ~~opposite~~<sup>opposite</sup> pitch of 2nd and 3rd byte




iii, Encut" operat":


(a) Saving of return address

The return address 5267H of next in

Y is first saved from PC to stack mem. only




(b) Branching from main bus to sub PCG -  
The sub bus address 000H is transferred  
from ~~main~~ reg bus to PC.




New hypervisor reads next instruction code from address 2000H which is transferred into PC ~~and~~ is hypervisor branches from main program to execute virtual P code at address

Sequence of operations of R-T Unit




The opcode of RET instruction is transferred from IR to ID & RET unit. Unit is selected.

(ii) Execution of returning back from sub prog. to main prog. (fig 3.6)




4P returns back from subprog. to the next inst<sup>n</sup> Y of main prog. from where 4P has left.

(4) CALL Add16 ; [Unconditional call of the sub programs]




(5) RET ; [Unconditional return from sub-prog.]



(6) C condition add16 ; [Conditional call of the sub programs].

Only if given cond<sup>n</sup> is satisfied, then 4P executes like CALL inst<sup>n</sup> as given below:



Add16 → Add16

[IAM] [3-BI] [NFAC]  
SP → [RIAM]

Sequence of Operations :

(i) For cond<sup>n</sup> satisfied - If cond<sup>n</sup> given in the inst<sup>n</sup> is satisfied, then 4P will execute like CALL inst<sup>n</sup> i.e. it will jump to subprog.

(a) The return address of next inst<sup>n</sup> is first saved from PC to stack mem. (PUSH PC).

(b) The sub program address given in the inst<sup>n</sup> is transferred into PC.

Finally, 4P branches from main prog. to the sub program whose address is transferred into PC.

(ii) For cond<sup>n</sup> not satisfied - If given cond<sup>n</sup> is not satisfied, then 4P will not branch from main prog. to sub prog., instead, 4P will execute next

inst<sup>n</sup> of main prog. in sequence. (a) The different conditional call inst<sup>n</sup>s are given below:

(a) CC addi 16; [CALL if Carry]  
If CF = 1, then 4P will call sub program.

(b) CNC addi 16; [CALL if not carry]  
If CF = 0, then 4P will call sub program.

(c) CZ addi 16; [CALL if result is zero]  
If ZF = 1, 4P will call sub program.

(d) CNZ addi 16; [CALL if result is not zero]  
If ZF = 0, 4P will call sub program.

(e) CPE addi 16; [CALL if Parity even]  
If PF = 1, 4P will call sub program.


(f) CPO addi 16; [CALL if Parity odd]  
If PF = 0, 4P will call sub prog.

(g) CM addi 16; [CALL if minus (-) sign]  
If SF = 1, 4P will call sub prog.

(h) CP addi 16; [CALL if Plus (+) sign]  
If SF = 0, 4P will call sub prog.

(7) R condition; [Conditional Returns from the sub program] (b)

Only if given cond<sup>n</sup> is satisfied, then 4P will execute like RET inst<sup>n</sup> (POP PC) as given below:



S → [RIAM] [IS BI] [NFAC] (b)  
D → [RDAM] [SP] [PC]

Sequence of Operations: writer | ; 098 (b)

(i) For cond<sup>n</sup> satisfied - If given cond<sup>n</sup> is satisfied, then 4P will execute like RET inst<sup>n</sup>, i.e., the given return addi. gained in stack mem. during CALL inst<sup>n</sup> is transferred back from stack mem. to PC (POP PC). So, 4P returns back from sub program to the main program (branching operations).

(ii) For cond<sup>n</sup> not satisfied - If given cond<sup>n</sup> is not satisfied, then 4P will not return from sub prog. to main prog., instead 4P will execute next inst<sup>n</sup> of sub prog. in sequence (Normal operations). The different Conditional Return inst<sup>n</sup> are given below:



(a) RC; [Return if carry] If  $CF = 1$ , then CPU returns from sub-prog.

(b) RNC; [Return if not carry] If  $CF = 0$ , then CPU returns from sub-prog.

(c) RZ; [Return if result is zero] If  $ZF = 1$ , then CPU returns from sub-prog.

(d) RNZ; [Return if result is not zero] If  $ZF = 0$ , then CPU returns from sub-prog.


(e) RPE; [Return if Parity even] If  $PF = 1$ , then CPU returns from sub-prog.

(f) ~~RPO~~; [Return if Parity odd] If  $PF = 0$ , then CPU returns from sub-prog.

(g) RM; [Return if - (minus) sign] If  $SF = 1$ , then CPU returns from sub-prog.


(h) RP; [Return if + (plus) sign] If  $SF = 0$ , then CPU returns from sub-prog.

Ex: CC 7000H and RPO




multiending sub programs



Ex: CNZ 5000H and RM



Ex: CP 9000H and RNC



## Nested Sub programs



4P starts executing the program from main program. Then 4P executes CALL S/P-1 inst in the main prog., then 4P performs two steps:

- The return address  $A_1$  of next inst P is first saved from PC to stack mem (PUSH PC).
- Now Sub program 1 address is transferred into PC ie 4P branches from m/P to S/P-1.


When 4P executes CALL S/P-2 inst in S/P-1 ins, then 4P performs two steps:

- The return address  $A_2$  of next ins Q is first saved from PC to stack mem (PUSH PC).
- Now, S/P-2 addrs. is transferred into PC ie 4P branches from S/P-1 to S/P-2 and so on.

If S/P-2 is called from S/P-1, then these two S/Ps are called nested sub programs.


Due to LIFO sequence of stack memory, 4P will return back in sequence from S/P-3 to S/P-2, from S/P-2 to S/P-1 and from S/P-1 to main program.

(8) RST n ; [Restart from address  $8 \times n$ ]  
(n = 0 to 7) [Software interrupt inst.]




$$\begin{aligned} S/P &= 8 \times n \rightarrow [8 \times n] \\ \text{Addl} & \\ SP &\rightarrow [RIAM][I-BI][NFAC] \\ PC &\rightarrow [RDAM] \end{aligned}$$

### Sequence of operations of RST 2 inst<sup>n</sup>




### (b) Op code fetch and decode:



The op code of RST 2 inst<sup>n</sup> is transferred from IR to ID and RST 2 inst<sup>n</sup> unit is selected (decoding).

As RST 2 is 2-BI inst<sup>n</sup> so there is no op code fetch.

(c) Saving of return address: The return address of 6147 of next inst<sup>n</sup> Y is saved from PT to SP after PUSH PC



Note: TOS after RST 2 inst<sup>n</sup> is 8561H = 30,  
TOS before RST 2 inst<sup>n</sup> should also be 8561H

(d) Calculation of sub prog. address and branch when 4P executes PUSH PC operation, then at the same time, 4P will calculate sub prog. address using the eqn  $8 \times n$ . This address  $8 \times n$  is saved into reg. pair WZ.

$$8 \times n = 8 \times 2 = (16)_B = 0010H \rightarrow \begin{matrix} 00 \\ W \\ 10 \\ Z \end{matrix}$$

$$W - Z = \begin{matrix} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \end{matrix} \quad n=2 = (010)_B$$

$$010 = 2^3 [0010H] + [+1, 4] \text{ of } 2^3$$

After completing the operation of PUSH PC, this sub prog. address 0010H is transferred into PC from reg. pair WZ to PC.


$$\begin{matrix} 00 \\ W \\ 10 \\ Z \end{matrix} \rightarrow \begin{matrix} 0010H \\ PC \end{matrix}$$

So, finally 4P branches from main program to sub prog. at address 0010H.


If, by executing the sub prog., when 4P executes RET inst<sup>n</sup>, then 4P performs POP PC and 4P returns back from sub prog. to the next instruction.

of manipulation from where up has left.

Ex: RST 5



### (i) Opcode fetch and decode




The opcode of RST 5 inst<sup>n</sup> is transferred from IR to ID and RST 5 inst<sup>n</sup> unit is selected (decoding).

Note: As RST 5 is 1 byte instn, so there is no operand fetch.

(ii) Executions =



(a) Saving of return address: The return address 4128H of next instr Y is first saved from PC to stack mem (PUSH PC).




TOS after RST 5 = 8144 H, so TOS before  
RST instn should also be 8144 H

(b) Calculations of subprogram address and  
! Marching:

Branching: When 4P execute PUSH PC operat<sup>n</sup>, then at the same time, 4P will calculate subprogram address using the eq<sup>n</sup>  $8 \times n$  as given below and this subprog. address is stored in reg - pair 102-103 = 00000008.



After completing the operations of PUSH PC,  
CPU will transfer this subprog. address 0028H from  
WZ to PC.



Now up will read next instruction from

addr. 0028H which is transferred into PC ie

MP branches from main prog. to S/P at addr.

0028H

After executing the sub-prog., when M<sub>P</sub> execute RET inst<sup>n</sup> (POP PC) then the return add<sup>n</sup> RST<sup>n</sup> is saved in stack mem. during RET<sup>n</sup> inst<sup>n</sup> is transferred back from stack mem. to PC so after RET<sup>n</sup> inst<sup>n</sup>, MP execute inst<sup>n</sup> of main prog.

The table showing 8 different RST<sup>n</sup> instr<sup>n</sup> their comes. sub prog. address and opcodes is given below:

RST<sup>n</sup>

S/P Address

OPCODES

RST<sup>0</sup>

820 = 0000H C7H = 110000111

0000H to FFFFH.

RST<sup>1</sup>

821 = 0008H CFH = 11001111

0000H to FFFFH.

RST<sup>2</sup>

822 = 0010H DH = 11010111

0000H to FFFFH.

RST<sup>3</sup>

823 = 0018H DFH = 11011111

0000H to FFFFH.

RST<sup>4</sup>

824 = 0020H EH = 11100111

0000H to FFFFH.

RST<sup>5</sup>

825 = 0028H FFH = 11101111

0000H to FFFFH.

RST<sup>6</sup>

826 = 0030H FFH = 11110111

0000H to FFFFH.

RST<sup>7</sup>

827 = 0038H FFH = 11111111

0000H to FFFFH.

JMP Difference b/w JMP, CALL, RET<sup>n</sup>

JMP add<sup>n</sup>      CALL add<sup>n</sup>      RET<sup>n</sup>

1. 3 - BI      3 - BI      3 - BI

There are two ops and both opcodes fetch and build. The branching add<sup>n</sup> is caught in sign given.

4. The branching add<sup>n</sup> is variable from 0 to FFFFH. The S/P address is variable from 0000H to FFFFH. The S/P address is obtained using 4 to 8 bits.

5. The Return address is saved from PC to stack saved from PC to stack mem.

The return address is saved from PC to stack saved from PC to stack mem.



addi. 0028H which is transferred into PC ie 4P branches from main prog. to S/P at addi. 0028H.

After executing the sub-prog., when 4P execute RET inst<sup>n</sup> (POP PC) then the return addi. 4128H saved in stack mem. during RST<sup>n</sup> inst<sup>n</sup> is transferred back from stack mem. to PC so after RET inst<sup>n</sup>, 4P execute inst<sup>n</sup> of main/prog.

The table showing 8 different RST n inst<sup>n</sup> their corresp. sub-prog. address and opcodes is given below:

RST n	S/P Addr	OPcodes
RST 0	$8 \times 0 = 0000H$	C7H = 11 000 111
RST 1	$8 \times 1 = 0008H$	CFH = 11 001 111
RST 2	$8 \times 2 = 0010H$	D7H = 11 010 111
RST 3	$8 \times 3 = 0018H$	DFH = 11 011 111
RST 4	$8 \times 4 = 0020H$	E7H = 11 100 111
RST 5	$8 \times 5 = 0028H$	EFH = 11 101 111
RST 6	$8 \times 6 = 0030H$	F7H = 11 110 111
RST 7	$8 \times 7 = 0038H$	FFH = 11 111 111

### Jmp Difference betw JMP, CALL, RST n

X	JMP addi 16	CALL addi 16	RST n
1. 3- BI	3- BI	1- BI	
2. There are two operands fetch	There are two operands fetch	NO operand fetch.	
3. The branching addi. of target inst <sup>n</sup> is given.	The S/P address is given.	S/P addi. is obtained using $4 \times n$ .	
4. The branching addi. is variable from 0000H to FFFF H.	The S/P address is variable from 0000H to FFFF H.	The S/P address is found in $8 \times n$ .	
5. The Return addi. is not saved.	The Return addi. is saved from PC to stack mem. (I = 99)	The return addi. is saved from PC to stack mem. (I = 99)	
	SI 10000 0000 0000	SI 10000 0000 0000	
	(I = 99)	(I = 99)	
	SI 10000 0000 0000	SI 10000 0000 0000	
	(I = 99)	(I = 99)	
	SI 10000 0000 0000	SI 10000 0000 0000	
	(I = 99)	(I = 99)	
	SI 10000 0000 0000	SI 10000 0000 0000	
	(I = 99)	(I = 99)	
	SI 10000 0000 0000	SI 10000 0000 0000	
	(I = 99)	(I = 99)	
	SI 10000 0000 0000	SI 10000 0000 0000	
	(I = 99)	(I = 99)	

## Summary of Branching Instructions:

- JMP Inst<sup>n</sup>      If John ~~inst~~ CALL inst<sup>n</sup>
1. JMP Add4 16      18-2. CALL add4 16  
Add4 16 → PC  
PUSH PC &
3. JC add4 16  
If CF = 1, then  
Add4 16 → PC
4. EC Add4 16  
PUSH PC & Add4 16 → PC
5. JNC Add4 16  
(CF = 0)
6. JNC add4 16 (CF = 0) ~~mod 2^n~~  
(CF = 0) ~~mod 2^n~~
7. JZ add4 16  
(ZF = 1)
8. CZ add4 16  
(ZF = 1) ~~mod 2^n~~  
~~between two~~
9. JNZ add4 16  
(ZF = 0)
10. CNZ add4 16  
(ZF = 0)
11. JPE add4 16  
(PF = 1)
12. CPE add4 16  
(PF = 1)
13. JPO add4 16  
(PF = 0)
14. CPO add4 16  
(PF = 0)
15. JM add4 16  
(SF = 1)
16. CM add4 16  
(SF = 1)
17. JP add4 16  
(SF = 0)
18. CP add4 16  
(SF = 0)

19. PCHL  
HL → PC  
(1-BI jump inst<sup>n</sup>)
20. RST n (n=0-4)  
PUSH PC  
Stack → PC (1-BI call inst)
21. RET  
(POP PC)
22. RC  
If CF = 1, then  
(POP PC)
23. RNC  
(CF = 0)
24. RZ  
(ZF = 1)
25. RNZ; ZF = 0

26. RPE  
(PF = 1)
27. RPO  
(PF = 0)
28. RRM  
(SF = 1)
29. RPA  
(SF = 0)

