Lecture: 11-13 INTERRUPTS

Course Instructor: Dr. Devyani Gupta

Interrupts

- An interrupt is a signal that temporarily suspends the normal execution of a program and redirects the control to a specific interrupt service routine (ISR).
- Interrupts allow the microprocessor to respond to external events, such as user input, system events, or hardware signals, without the need for constant polling.
- The μP checks for interrupts during every instruction.

Software Interrupt v/s Hardware Interrupt

SOFTWARE INTERRUPTS	HARDWARE INTERRUPTS		
They are caused by writing an instruction.	An external device initiates the hardware interrupts by giving an appropriate signal at the interrupt pin of the processor.		
8085 has 8 software interrupt instructions called RST N, where N can be any value from 07. Hence we have RST 0 RST 7.	8085 has 5 hardware interrupt pins: TRAP, RST 7.5, RST 6.5, RST 5.5, INTR		
Cannot be masked or disable.	All Hardware interrupts can be disabled except TRAP.		
All Software interrupts have the same priority.	Hardware interrupts priority order: TRAP 1st (Highest) RST 7.5 2nd RST 6.5 3rd RST 5.5 4th INTR 5th (Lowest)		
All Software interrupts are Vectored	All Hardware interrupts are Vectored except INTR.		

Vectored & Non-Vectored Interrupts

- **Vectored Interrupts:** The address of the subroutine is already known to the Microprocessor. Vector Addresses are calculated by the formula 8 * TYPE.
- **Non-Vectored Interrupts:** The device will have to supply the address of the subroutine to the Microprocessor.
- INTR is the only non-vectored interrupt in 8085 microprocessor.

Software Interrupt's Vector Addresses

INTERRUPT	VECTOR ADDRESS		
RST 0	00 H		
RST 1	08 H		
RST 2	10 H		
RST 3	18 H		
RST 4	20 H		
RST 5	28 H		
RST 6	30 H		
RST 7	38 H		

• **RST n** is equivalent to a subroutine call, in which the content of the program counter is saved in the stack i.e. the program jumps to the instruction starting at restart location.

Hardware Interrupt's Vector Address

INTERRUPT	VECTOR ADDRESS
TRAP (RST 4.5)	24 H
RST 5.5	2C H
RST 6.5	34 H
RST 7.5	3C H


Maskable & Non-Maskable Interrupts

- *Maskable Interrupts* are those which can be disabled or ignored by the microprocessor.
- These interrupts are either edge-triggered or level-triggered.
- INTR, RST 7.5, RST 6.5, RST 5.5 are maskable interrupts.
- *Non-Maskable* Interrupts are those which cannot be disabled or ignored by microprocessor.
- TRAP is a non-maskable interrupt.
- It consists of both 'level' as well as 'edge' triggering and is used in critical power failure conditions.

Interrupt Handling Mechanism:


- 1. When an interrupt occurs, the processor first finishes the current instruction.
- 2. It then suspends the current program and executes an ISR.
- 3. For this, it pushes the value of PC (address of next instruction) into the stack.
- 4. Now it loads the ISR address into PC and proceeds to execute the ISR.
- 5. At the end of the ISR, it pops the return address from the stack and loads it back into PC.

- When an interrupt occurs during the execution of a current program, therefore, after execution of the current instruction, the processor executes ISR. After the execution of ISR, the processor must resume to program exactly as before the interrupt occurred. For this, the content of the PC, content of μ P registers and the content of some status conditions is stored. The collection of all status bit conditions in a microprocessor is called PSW(program status word).
- During the interrupt cycle, the contents of PC and PSW are pushed onto the stack. The branch address for the particular interrupt is then passed to PC and a new PSW is loaded into the status register.
- The last instruction in the ISR is the return from interrupted instruction. When this instruction is executed, the old PSW and the return address are popped from the stack.



- Mainly in the microprocessor-based system the interrupts are used for data transfer between the peripheral and the microprocessor.
- The processor will check the interrupts always at the 2nd T-state of last machine cycle.
- If there is any interrupt it accepts the interrupt and send the INTA (active low) signal to the peripheral.

8085 Timing of Interrupt Acknowledge Machine cycle & Execution of an RST Instruction







FIGURE 12.3 Schematic to Implement the 8085 Interrupt

An Example engaging RST, JUMP and RET instructions



Instructions for Interrupts

Enable Interrupt (EI) –


- This instruction enables all the maskable interrupts (RST 7.5, RST 6.5, RST 5.5, INTR).
- Once executed, the 8085 will respond to any maskable interrupt that occurs.
- The **TRAP** interrupt, which is non-maskable, is always enabled and does not depend on this instruction.

Disable Interrupt (DI) –


- This instruction disables all the maskable interrupts.
- Once executed, the processor will not respond to any maskable interrupt until
 the interrupts are re-enabled using the EI instruction.

• **Set Interrupt Mask (SIM)** – The SIM instruction generally used to mask or unmask RST hardware interrupts. When it executed, the SIM instruction reads the content of accumulator and accordingly mask or unmask the

interrupts.



• Read Interrupt Mask (RIM) — Used to read the status of the hardware interrupts by loading into the Accumulator which defines the condition of the mask bits for the interrupts. It also used to reads the condition of SID (Serial Input Data) bit on the microprocessor.



- The 8085 microprocessor has two dedicated pins for serial data transfer:
 - 1. Serial Data Output (SOD) ----- Pin No. 4
 - 2. Serial Data Input (SID) ----- Pin No. 5
- They both are specially made for Input/Output which is further controlled by software.
- The transfer of data is controlled with the help of two instructions, i.e, SIM and RIM.

Question

Assuming the microprocessor is completing an RST 7.5 interrupt request, check to see if RST 6.5 is pending. If it is pending, enable RST 6.5 without affecting any other interrupts; otherwise, return to the main program.

Instructions

NEXT:

1
.5 is pending
n to main program
ending
$O_1 = 0$
ST 6.5
1

Methods of preventing an interrupt from occurring

- MASK Individual Bits through SIM Instruction
- Disable all Interrupts through DI Instruction

Masking

- We can prevent an interrupt from occurring by MASKING its individual bit through SIM Instruction. If an interrupt is masked it will not be serviced.
- One of the main advantages of masking as opposed to disabling interrupts is that by masking we can selectively disable a particular interrupt while keeping other interrupts active, whereas through DI instruction all interrupts are disabled.
- ONLY RST 7.5, RST 6.5 and RST 5.5 can be masked by this method.

Disabling Interrupts


- Interrupts can be disabled through the DI Instruction.
- This instruction resets the INTE Flip Flop and hence none of the interrupts can occur (Except TRAP) i.e. INTE F/F 0.
- Once disabled, these interrupts can be re-enabled through El instruction, which sets the INTE Flip Flop i.e. INTE F/F -1.

INTE-Interrupt Enable

Hardware Interrupt Triggering

Interrupt	Priority	Trigger	Mask by SIM	Disable by DI	Vector Address	
TRAP	1	E/L	Nope	Nope	0024H	
RST 7.5	2	E	Yes	Yes	003CH	
RST 6.5	3	L	Yes	Yes	0034H	
RST 5.5	4	L	Yes	Yes	002CH	
INTR	5	L	Nope	Yes	Given by External	
トート				Hardware		

Interrupt Structure of 8085



TRAP

- TRAP has the highest priority.
- It is **Edge as well as Level triggered** hence the signal must go High and also Remain high for some time for it to be recognized. This prevents any noise signal from being accepted.
- It is a Non-Maskable Interrupt i.e. it can neither be masked nor be disabled.
- It is a vectored interrupt and has a vector address of 0024H.

RST 7.5

- RST 7.5 has the priority lower than TRAP.
- It is Edge triggered.
- It is a Maskable Interrupt i.e. it can be masked through the SIM Instruction.
- It can also be disabled though the DI Instruction.
- It is a vectored interrupt and has a vector address of 003CH.
- RST 7.5 can also be reset through the R 7.5 bit in the SIM Instruction irrespective of whether it is Masked
 or not.

RST 6.5

- RST 6.5 has the priority lower than RST 7.5.
- It is Level triggered.
- It is a Maskabie Interrupt i.e. it can be masked through the SIM Instruction.
- It can also be disabled though the DI Instruction.
- It is a vectored interrupt and has a vector address of 0034H.

RST 5.5

- RST 5.5 has the priority lower than RST 6.5.
- It is Level triggered.
- It is a Maskable Interrupt i.e. it can be masked through the SIM Instruction.
- It can also be disabled though the DI Instruction.
- It is a vectored interrupt and has a vector address of 002CH.

INTR

- INTR has the priority lower than RST 5.5.
- It is Level triggered.
- It can only be disabled though the DI Instruction.
- It cannot be masked through the SIM Instruction.
- It is a Non-Vectored interrupt.

SIM (Set Interrupt Mask)

Purpose of SIM instruction:

- To Mask or Un-Mask the RST7.5, RST6.5 and RST5.5 interrupts.
- To send the data out serially (bit by bit) through the SOD line of the μP.
- To reset RST7.5 interrupt irrespective of whether it is masked or not.


Method of execution:

- The appropriate byte is formed and loaded into the Accumulator. Then the SIM Instruction is executed.
- The Up reads the contents of the accumulator in the above order.

Note


• If We have disabled interrupts using DI, then whatever masking we do in SIM is of no use. First, we must enable interrupts using El instruction. Only Then the masking pattern we give in SIM will come into effect.

Explain the following: MVI A,C9H SIM



RIM (Read Interrupt Mask)

- Transfers the contents of the interrupt control logic and serial control logic to accumulator.
- At a time, when more than 1 interrupt requests may occur, higher priority interrupt will be serviced and for lower priority interrupts (pending interrupts), µP stores its information.
- Programmer can monitor the status of pending interrupts.
- Purpose of RIM instruction:
 - 1) Read Interrupt Mask status
 - 2) Accept data serially through SID pin
 - 3) To see pending interrupts of uP.
- Pending Interrupts:
 - Pending interrupts are those interrupts, which are waiting to be serviced.
 - An interrupt becomes pending as a higher priority interrupt is currently being serviced. RIM Instruction indicates the Pending Status of RST7.5, RST6.5 and RST5.5.
- Method of execution:
 - The RIM Instruction is executed.
 - The μ P loads the appropriate byte into the Accumulator.
 - The programmer reads the contents of the Accumulator.



Square Wave Generation using SIM

Write an ALP to generate a square wave of 1kHz using 8085

```
BACK: MVI A, 40H; SIM Command = 0100 0000 SIM
CALL DLAY
MVI A, C0H; SIM Command = 1100 0000 SIM
CALL DLAY
JMP BACK
```

For a square wave of 1 KHz, the time period is 1 msec. Hence the required delay is of 0.5 msec.

Assume 8085 is working at 3 MHZ

```
DLAY: MVI B, XXH ; 7 T-states ...... Count is calculated later BACK: DCR B ; 4 T-states ...... Decrement Count JNZ BACK ; 10T (true) / 7T (false) ; 10T-states

T<sub>D</sub> = MT + [(Count)<sub>d</sub> x NT] - 3T
```

Here MT = Time outside the loop = 17T NT = Time inside the loop = 14T

 $T_D = 17T + [(Count)_d \times 14T] - 3T$


Required $T_D = 0.5 \text{ msec} = 0.5 \times 10^{-3} \text{ sec}$ $1T = 0.333 \text{ µsec} = 0.333 \times 10^{-6} \text{ sec}$

Substituting the above values we get:

$$0.5 \times 10^{-3} = 17 \times (0.333 \times 10^{-6}) + [(Count)_d \times 14 \times (0.333 \times 10^{-6})] - 3 \times (0.333 \times 10^{-6})$$

Count = 6AH

Additional Information on Interrupts



Note: "EI" should be written before receiving the interrupt.

Once the ISR starts, the INTE gets disable automatically. So, if you want to give 2nd interrupt during the ISR of the first interrupt then, you should write "EI" to enable the INTE Flip-flop or the interrupt simple language.

Homework Questions

Q. WAP to enable all the interrupts of 8085. Mask all the interrupts of 8085 except RST 6.5.

SOD	SDE	X	R7.5	MSE	M7.5	M6.5	M5.5
-----	-----	---	------	-----	------	------	------

Q. Two bytes of reserved memory are used to store a 16 bit count of the number of times an external event occurs. The least significant of the two bytes is stored in location CNT and the most significant is stored in location CNT + 1. An ISR increments the 16 bit events counter each time it is called. Use RST 6.5 interrupt. WAP to implement such type of event counter.

Q.WAP to implement a real time clock using RST 7.5 interrupt.