



ADDITIONAL PRACTICE PROBLEMS ON MEMORY INTERFACING

COURSE INSTRUCTOR: DR. DEVYANI GUPTA

Q: Design memory system for the 8085 microprocessor such that it should contain 8 kbyte of EPROM (Erasable Programmable Read Only Memory) and 8 kbyte of RAM (Read/Write Memory).

[illegible]





IC 74LS138 Pin Diagram

Q: Design a microprocessor system for the 8085 microprocessor such that it should contain 2 KB of EPROM and 2 KB of RAM with starting addresses 0000H and 6000H respectively.

2K EPROM

Address Lines = $2K = 2^1 \times 2^{10} = 2^{11} = 11$ lines

Data Lines = 8 Lines

Control Signals = RD*

Chip Select = remaining address lines

2K RAM


Address Lines = $2K = 2^1 \times 2^{10} = 2^{11} = 11$ lines

Data Lines = 8 Lines

Control Signals = RD*, WR*


Chip Select = remaining address lines

[illegible]




Q: Design a microprocessor system for the 8085 microprocessor such that it should contain 16 kbyte of EPROM and 4 kbyte of RAM using two 8 kbyte EPROMs (2764) and two 2 kbyte RAMs (6116). Use a single 3:8 decoder for CS* for all ICs.

[illegible]



Q: Without using any decoder, explain the interfacing of a RAM memory IC 6116 ($2K \times 8$) with 8085.



Q: Connect one 2K x 8 EPROM and two 2K x 8 RAM with 8085 microprocessor. Generate MEMR* and MEMW* using OR gate. Additionally, generate CS* logic using 3:8 decoder.

HOMEWORK