


Sequential Logic Circuit

Smaller

↳ Counter (2-bit)

↳ Control Unit



State Diagram

Present State		inputs	Next State		Output		
S_i^t	S_o^t		S_i^{t+1}	S_o^{t+1}			
0	0	0	0	0	0	D_{S_i}	D_{S_o}
0	0	1	0	1	0	0	1
0	1	0	0	1	0	0	1
0	1	1	1	0	0	1	0
1	0	0	1	0	0	1	0
1	0	1	1	1	0	1	1
1	1	0	1	1	0	1	1
1	1	1	0	0	1	0	0

D	Q^{t+1}
0	0
1	1

expressions for D-flip flops & output

$$D_{S_1} = f(S_1, S_0, i)$$

$$D_{S_0} = f(S_1, S_0, i)$$

$$O = f(S_1, S_0, i)$$

K-map for

D_{S_1}

$S_1^+ S_0^+$	0	1
00	0	0
01	0	1
11	1	0
10	1	1

$$S_1^+ S_0^+ + S_1^+ \bar{S}_0^+ + \bar{S}_1^+ S_0^+ + \bar{S}_1^+ \bar{S}_0^+$$

D_{S_0}

$S_1^+ S_0^+$	0	1
00	0	1
01	1	0
11	1	0
10	0	1

$$S_0^+ \bar{S}_1^+ + \bar{S}_0^+ S_1^+$$

O

$S_1^+ S_0^+$	0	1
00	0	0
01	0	0
11	0	1
10	0	0

$$S_1^+ S_0^+ \bar{S}_1^+$$