Module 14 Lab

Vector Addition Using CUDA Streams

GPU Teaching Kit - Accelerated Computing

OBJECTIVE

The purpose of this lab is to get you familiar with using the CUDA streaming API by re-implementing a the vector addition lab to use CUDA streams.

PREREQUISITES

Before starting this lab, make sure that:

- You have completed the vector addition lab
- You have completed all Module 14 lecture videos

INSTRUCTION

Edit the code in the code tab to perform the following:

- You MUST use at least 4 CUDA streams in your program, but you may adjust it to be larger for largest datasets.
- Allocate device memory
- Interleave the host memory copy to device to hide
- Initialize thread block and kernel grid dimensions
- Invoke CUDA kernel
- Copy results from device to host asynchronously

Instructions about where to place each part of the code is demarcated by the //@@ comment lines.

LOCAL SETUP INSTRUCTIONS

The most recent version of source code for this lab along with the build-scripts can be found on the Bitbucket repository. A description on how to

use the CMake tool in along with how to build the labs for local development found in the README document in the root of the repository.

The executable generated as a result of compiling the lab can be run using the following command:

```
./VectorAdd_Stream_Template -e <expected.raw> -i <intput1.raw>,<input2.raw> \
   -o <output.raw> -t vector
```

where <expected.raw> is the expected output, <input0.raw>, <input1.raw> is the input dataset, and <output.raw> is an optional path to store the results. The datasets can be generated using the dataset generator built as part of the compilation process.

QUESTIONS

(1) Compared to the non-streamed vector addition, what performance gain do you get?

ANSWER: Since the problem is bandwidth bound, you may hide some of the memory copy overhead.

(2) How did you hide the copy / kernel latency?

ANSWER: You can operate on the vector in chunks, assigning each chunk to a different sream.

(3) Can you hide two memory copy latencies at the same time?

ANSWER: Yes, although the PCI-E bus is shared between invocations, the PCI-E bus has different channels for reads and writes, so reads and writes and be overlaped.

(4) Describe how you'd use streaming to optimize the image convolution MP.

ANSWER: One can either operate each channel on a different stream, but because the image channels are interleaved that would not be efficient. A better solution would be to subdivide the image and operate each on a different scheme. The halos need to be either recomputed or shared between stream invocations.

CODE TEMPLATE

The following code is suggested as a starting point for students. The code handles the import and export as well as the checking of the solution. Students are expected to insert their code is the sections demarcated with //@@. Students expected the other code unchanged. The tutorial page describes the functionality of the wb* methods.

#include <wb.h>

2

```
__global__ void vecAdd(float *in1, float *in2, float *out, int len) {
     //@@ Insert code to implement vector addition here
   }
   int main(int argc, char **argv) {
     wbArg_t args;
     int inputLength;
     float *hostInput1;
     float *hostInput2;
     float *hostOutput;
     float *deviceInput1;
     float *deviceInput2;
     float *deviceOutput;
15
     args = wbArg_read(argc, argv);
18
     wbTime_start(Generic, "Importing data and creating memory on host");
     hostInput1 =
         (float *)wbImport(wbArg_getInputFile(args, 0), &inputLength);
     hostInput2 =
22
         (float *)wbImport(wbArg_getInputFile(args, 1), &inputLength);
23
     hostOutput = (float *)malloc(inputLength * sizeof(float));
24
     wbTime_stop(Generic, "Importing data and creating memory on host");
     wbSolution(args, hostOutput, inputLength);
27
     free(hostInput1);
     free(hostInput2);
     free(hostOutput);
31
     return 0;
33
   }
```

CODE SOLUTION

The following is a possible implementation of the lab. This solution is intended for use only by the teaching staff and should not be distributed to students.

```
#include <wb.h>

#define wbCheck(stmt)

do {
    cudaError_t err = stmt;
    if (err != cudaSuccess) {
        wbLog(ERROR, "Failed to run stmt ", #stmt);
        wbLog(ERROR, "Got CUDA error ... ", cudaGetErrorString(err));
        return -1;
    }
    while (0)

--global__ void vecAdd(float *in1, float *in2, float *out, int len) {
```

```
//@@ Insert code to implement vector addition here
     int i = threadIdx.x + blockDim.x * blockIdx.x;
     if (i < len)
       out[i] = in1[i] + in2[i];
17
   }
18
   int main(int argc, char **argv) {
     wbArg_t args;
     int inputLength;
22
     float *hostInput1;
     float *hostInput2;
     float *hostOutput;
     args = wbArg_read(argc, argv);
27
     wbTime_start(Generic, "Importing data and creating memory on host");
     hostInput1 =
         (float *)wbImport(wbArg_getInputFile(args, 0), &inputLength);
     hostInput2 =
         (float *)wbImport(wbArg_getInputFile(args, 1), &inputLength);
     hostOutput = (float *)malloc(inputLength * sizeof(float));
     wbTime_stop(Generic, "Importing data and creating memory on host");
35
     cudaStream_t stream[4];
     float *d_A[4], *d_B[4], *d_C[4];
     int i, k, Seglen = 1024;
     int Gridlen = (Seglen - 1) / 256 + 1;
     for (i = 0; i < 4; i++) {
42
       cudaStreamCreate(&stream[i]);
43
       wbCheck(cudaMalloc((void **)&d_A[i], Seglen * sizeof(float)));
       wbCheck(cudaMalloc((void **)&d_B[i], Seglen * sizeof(float)));
       wbCheck(cudaMalloc((void **)&d_C[i], Seglen * sizeof(float)));
46
     }
47
     for (i = 0; i < inputLength; i += Seglen * 4) {
       for (k = 0; k < 4; k++) {
50
         cudaMemcpyAsync(d_A[k], hostInput1 + i + k * Seglen,
51
                          Seglen * sizeof(float), cudaMemcpyHostToDevice,
                          stream[k]);
         cudaMemcpyAsync(d_B[k], hostInput2 + i + k * Seglen,
                          Seglen * sizeof(float), cudaMemcpyHostToDevice,
55
                          stream[k]);
         vecAdd << Gridlen, 256, 0, stream[k] >>> (d_A[k], d_B[k], d_C[k],
                                                  Seglen);
       }
       cudaStreamSynchronize(stream[0]);
       cudaStreamSynchronize(stream[1]);
61
       cudaStreamSynchronize(stream[2]);
62
       cudaStreamSynchronize(stream[3]);
63
       for (k = 0; k < 4; k++) {
         cudaMemcpyAsync(hostOutput + i + k * Seglen, d_C[k],
                          Seglen * sizeof(float), cudaMemcpyDeviceToHost,
66
```

```
stream[k]);
67
       }
     cudaDeviceSynchronize();
     wbSolution(args, hostOutput, inputLength);
     free(hostInput1);
     free(hostInput2);
     free(hostOutput);
     for (k = 0; k < 4; k++) {
       cudaFree(d_A[k]);
       cudaFree(d_B[k]);
       cudaFree(d_C[k]);
     }
82
     return 0;
   }
```

⊚⊕ This work is licensed by UIUC and NVIDIA (2016) under a Creative Commons Attribution-NonCommercial 4.0 License.