
Half Adder:

Half adder is the simplest of all adder circuits. Half adder is a combinational arithmetic circuit that adds two numbers and produces a sum bit (s) and carry bit (c) both as output. The addition of 2 bits is done using a combination circuit called a Half adder. The input variables are augend and addend bits and output variables are sum & carry bits. A and B are the two input bits.






RTL Code:

```
1  module adder(a, b, sum, carry);
2  input a, b;
3  output sum, carry;
4  assign sum = a^b;
5  assign carry = a&b;
6  endmodule
```


TestBench:

```
`timescale lns/lns
 3   module adder_test;
 5
          reg a, b;
          wire sum, carry;
 8
 9
          adder DUT(.a(a), .b(b), .sum(sum), .carry(carry));
10
11 🔅
          initial begin
12
              $dumpfile("adder.vcd");
13
               $dumpvars(0, adder_test);
14
               $monitor($time, " a = %b, b = %b, sum = %b, carry = %b", a, b, sum, carry);
15
16
               #5 a = 0; b = 0; // 00 -> 0 sum, 0 carry
#5 a = 1; b = 0; // 01 -> 1 sum, 0 carry
17
18
               #5 a = 1; b = 1; // 11 -> 0 sum, 1 carry
19
               #5 a = 0; b = 1; // 10 -> 1 sum, 0 carry
               #5 a = 1; b = 1; // 11 -> 0 sum, 1 carry
#5 a = 0; b = 0; // 00 -> 0 sum, 0 carry
20
21
               #5 $finish;
23 🖨
          end
24
25 😑 endmodule
```

Schematic:



Simulation Result:



Code Coverage Report:

Code coverage is analyzed using the tool "covered". It is using to evaluate the Code coverage of the Testbench i.e, how efficiently the alll test cases all analyzed. It reports Line Coverage, Toggle Coverage, Combinational Logic Coverage and Finite State Machine Coverage

Code coverage is evaluated using the following command(in Linux).

covered score -t adder_test -v adder_test.v -v adder.v -vcd adder.vcd -o adder.cdd

To view the report, run the command as follows:

covered report -d v adder.cdd

~~~~~~~~~~~~~~~~~~~~~~	~~~~~~ LINE	COVERA	GE RES	SULTS	~~~	~~~~	~~~~		~~~	.~~~~	~~~~	~~~~~~	~~~
Module/Task/Function	Filename	Hit/ Miss/Tota		l P	Percent hit			~~~		~~~~	~~~~~~	~~~	
\$root	NA	0/			0 0	100%							
adder_test adder	adder_test.v adder.v	12/ 2/			2 2	100% 100%							
Accumulated		14/			4	100%							
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	COVER	~~~~ AGE RI	ESULT!	~~~~~ S ~~	~~~~			.~~~	.~~~~~	~~~~~	~~~~~~~	~~~
~~~~~~~~ Module/Task/Function	Filename	Toggle 0 Hit/ Miss/Total							Toggle Hit/ Miss/Total			-> 0 Percent	~~~ hi+
\$root	NA	0/			0	100%			0/	0/	0	100%	
adder_test adder	adder_test.v adder.v	4/ 4/			4 4	100% 100%			4/ 4/	0/ 0/	4 4	100% 100%	
Accumulated		8/	0,	/ {	8	100%			8/	0/	8	100%	
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	~~~~~ AL LOGI	~~~~~ C COV	~~~~ ERAGE	RESUL	.TS ·	~~~~	~~~~~	~~~~	~~~~~~	.~~~~	~~~~~~~~	~~~
Module/Task/Function	Filename					lit/Mi		Combinations al Percent hit					
 \$root	NA					0/	0/	0	100	 0%			
adder_test adder	adder_test.v adder.v					0/ 7/	0/ 0/	0 7	100 100				
Accumulated						7/	0/		100				
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	~~~~~ MACHIN	E COV	~~~~ ERAGE	~~~~~ RESUL	.~~~~. .TS ·	~~~~	~~~~~	~~~~	~~~~~~	.~~~~	~~~~~~~~~	~~~
~~~~~~~~~~~~~~~~~	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	~~~~~	~~~~		~~~~ ate		~~~~	~~~~	~~~	~~~~~ A	.~~~~. \rc		~~~
Module/Task/Function	Filename	Hit/Miss/Total			Per	Percent Hit		Hit/Miss/Total			Pei	Percent hit	
\$root	NA	0/	0/	0		00%		0/				90%	
adder_test adder	adder_test.v adder.v	0/ 0/	0/ 0/	0 0		00% 00%		0/ 0/				90% 90%	
Accumulated		0/	0/	0		00%		0/	0	/ 0			• • • •