


REVISION HISTORY


Schematics Index:

- P01: REVISION HISTORY
- P02: BLOCK
- P03: POWER TREE
- P04: GPIO ASSIGNMENT
- P05: SOC1
- P06: SOC2
- P07: DDR3 16X2
- P08: POWER
- P09: NAND-eMMC
- P10: CARD-USB-IR-SPDIF
- P11: KEY-LED-ETH-DEBUG
- P12: AV-HDMI
- P13: WIFI-BT 2T2R
- P14: WIFI-BT 1T1R

Revision	Description	Date	Drawn	Checked
Ver 2.0	Initial Version	2017-11-27	HJ	



POWER TREE



GPIO ASSIGNMENT

PIN	Define	CFG	Function
PC0	NAND_WE	2	NAND/eMMC
PC1	NAND_ALE/SDC2_DS	2/3	
PC2	NAND_CLE	2	
PC3	NAND_CE0	2	
PC4	NAND_RE/SDC2_CLK	2/3	
PC5	NAND_RB0/SDC2_CMD	2/3	
PC6	NAND_DQ0/SDC2_D0	2/3	
PC7	NAND_DQ1/SDC2_D1	2/3	
PC8	NAND_DQ2/SDC2_D2	2/3	
PC9	NAND_DQ3/SDC2_D3	2/3	
PC10	NAND_DQ4/SDC2_D4	2/3	
PC11	NAND_DQ5/SDC2_D5	2/3	
PC12	NAND_DQ6/SDC2_D6	2/3	
PC13	NAND_DQ7/SDC2_D7	2/3	
PC14	NAND_DQS/SDC2_RST	2/3	
PC15	NAND_CE1	2	
PC16	NAND_RB1	2	

PIN	Define	CFG	Function
PD0			
PD1			
PD2			
PD3			
PD4			
PD5			
PD6			
PD7			
PD8			
PD9			
PD10			
PD11			
PD12			
PD13			
PD14			

PIN	Define	CFG	Function
PD15			
PD16			
PD17			
PD18			
PD19			
PD20			
PD21			
PD22			
PD23			
PD24			
PD25			
PD26			

PIN	Define	CFG	Function
PG0	SDC1_CLK	2	WIFI+BT
PG1	SDC1_CMD	2	
PG2	SDC1_D0	2	
PG3	SDC1_D1	2	
PG4	SDC1_D2	2	
PG5	SDC1_D3	2	
PG6	UART1_TX	2	
PG7	UART1_RX	2	
PG8	UART1_RTS	2	
PG9	UART1_CTS	2	
PG10	PCM2_SYNC	2	
PG11	PCM2_CLK	2	
PG12	PCM2_DOUT	2	
PG13	PCM2_DIN	2	
PG14			


PIN	Define	CFG	Function
PF0	SDC0_D1	2	CARD0
PF1	SDC0_D0	2	
PF2	SDC0_CLK/UART0_TX	2/3	
PF3	SDC0_CMD	2	
PF4	SDC0_D3/UART0_RX	2/3	
PF5	SDC0_D2	2	
PF6	SDC0-DET	2	

PIN	Define	CFG	Function
PH0	CPUX-UTX	2	
PH1	CPUX-URX	2	
PH2			
PH3			
PH4			
PH5			
PH6			
PH7	SPDIF_OUT	3	
PH8	HSCL	2	
PH9	HSDA	2	
PH10	HCEC	2	HDMI






PIN	Define	CFG	Function
PL0	PMU-SCK	3	WIFI+BT
PL1	PMU-SDA	3	
PL2	RECOVERY	2	
PL3	LINK-LED	1	
PL4	PWR-LED	1	
PL5	USB0-DRVVBUS	1	
PL6	MUTE	1	
PL7	STATUS-LED	1	
PL8			
PL9	IR-RX	2	
PL10	BT-WIFI-ON	1	
PM0	WL-WAKE-AP	0	
PM1	BT-WAKE-AP	0	
PM2	AP-WAKE-BT	1	
PM3	WL-REG-ON	1	
PM4	BT-REG-ON	1	



PC,PD, 部分IO口不具备中断功能
PF,PG,PH,PL,PM, 部分IO口有中断功能



LPDDR3



eMMC

NAND




Xunlong Software Co., Limited		
Design Name		
ORANGE_PI_LITE2		
Size	Page Name	Rev
A3	NAND-eMMC	2.0
Date: Monday, March 12, 2018		
Sheet 9 of 14		

SPDIF



CARD



USB





Differential pairs
Z0= 90 ohm

6 USB0-DRVVBUS


10 USB0-DM
10 USB0-DP
10 USB0-IDDET

10 USB1-DM
10 USB1-DP
10 USB1-SSTXN
10 USB1-SSTXP
10 USB1-SSRXN
10 USB1-SSRXP



10 USB3-DM
10 USB3-DP





Audio





Video



VDD1V5-CSI=1.5V
VCC-CSI =2.8V



HDMI




EPHY-FE

Differential pairs
Z0= 100 ohm


VCC33-EPHY VCC-EPHY-LED
VCC33-EPHY

5 CPUX-UTX
5 CPUX-URX
5 PWR-LED
5 STATUS-LED


DEBUG




LED



IR




MIC







KEY

MASK1 MASK2 MASK3 MASK4
SMD SMD SMD SMD






Xunlong Software Co., Limited			
Design Name		ORANGE_PI_LITE2	
Size	Page Name	Rev	
A3	KEY-LED-ETH-DEBUG	2.0	
Date:	Monday, March 12, 2018	Sheet	12 of 14

WIFI+BT



RW51 RW45 RW46 RW50 RW52 RW53

不帶藍牙遙控	IO為1.8V	NC	NC	NC	0R	NC	0R
	IO為3.3V	NC	NC	NC	0R	0R	NC
帶藍牙遙控	IO為1.8V	0R	NC	NC	NC	NC	NC
	IO為3.3V	0R	0R	0R	NC	NC	NC



Xunlong Software Co., Limited

Design Name			
ORANGE_PI_LITE2			
Size	Page Name	Rev	
A3	WIFI-BT 2T2R	2.0	
Date:	Monday, March 12, 2018	Sheet	13 of 14

Ext Port

Ext

