# $\mathrm{ECE485}/585$ Microprocessor System Design

PORTLAND STATE UNIVERSITY

# L1 Cache Simulation

Andy GOETZ, Bradon KANYID, Eric KRAUSE, and Kevin RIEDL

### Version

Document Review		
Version	Comments	Date
1.0	Initial release.	12/3/2012

### 1 Specification




Figure 1: Level 1 Diagram

This project functionally simulates a split instruction/data L1 cache for a 32-bit processor in a system with multiple processors. The system employs MESI protocol to ensure cache coherence. The instruction cache is 2-way set associative, consists of 16K sets, and has 64-byte lines. The data cache is 4-way set associative, consists of 16K sets, and has 64-byte lines. Both caches employ LRU replacement policy and are backed by an L2 cache (which is modeled as a stub in this simulation). Statistics regarding number of reads, writes, hits, and misses are generated, as well as a hit percentage rate. This simulation has a single-cycle interface between a processor and L1, and between L1 and L2. All processor reads and writes are a single byte.

The 32-bit addresses from the processor are broken down into the following fields:

**31:20** = 12-bit tag **19:6** = 14-bit index **5:0** = 6-bit offset

We specify the following method for interface with L2. A 26-bit address specifies a 64-byte cache line, and must be supplied with one of the following 2-bit cmd\_out commands:

- 00 No Operation (ignore any input on address lines)
- **01** Read from L2
- 10 Write to L2
- 11 Read with intent to modify

In order to run, our simulation requires a trace file formatted using the protocol specified in the project description. A print command will output human-readable cache contents and statistics.

### 2 Assumptions

In the course of designing our L1 cache, we were forced to make several assumptions regarding the CPU it was designed for:

• The cache hierarchy is inclusive. By making the L2 cache support an inclusive policy, the synchronization logic between the L1 and L2 cache is greatly simplified.

- The data cache is write-through. The L1 and L2 caches together are required to support memory writebacks. However, because the cache design also needs to support MESI, we decided to implement the L1 data cache as a simple write-through cache. Because the cache hierarchy uses an inclusive policy, evictions forced by MESI in the L2 cache will force an eviction in the L1 cache. If the L1 cache had a dirty line, the MESI eviction would force a writeback to main memory in the L1, greatly complicating our code.
- Cache contents (actual data) are irrelevant for this simulation. Thus, all byte offsets are ignored. Because we only stub out the processor, the next level cache, and our cache eviction policy is based entirely on memory addresses, there is no need to examine data values.
- All read and write operations reference single byte locations. In order to simplify the cache design, we assume that all reads and writes reference a single byte. This means we do not need to worry about supporting unaligned memory references.

#### 3 Pseudocode

Pseudocode for the data and instruction caches are listed below:

#### 3.1 Data Cache

```
On clock edge,
  get command
  dispatch to handler
  reset handler:
    for all sets in cache
       set LRU bits to 0
       for all ways in set
          set Valid bit to 0
          set tag bits to 0
       end for
    end for
  invalidate handler:
    for all ways in the set indexed by the invalidate command
      if tag in tag array at offset matches invalidate tag
        set valid bit for matching tag to 0
  read handler:
    reads++ for stats
    for all ways in the set indexed by the read command
      see if the tag of the read address matches any tag in tag array and valid
      if yes, there's a hit.
      else miss
      for hit
        calculate new LRU bits based on hit way being MRU
        increase hit count for stats
      for miss
        increase miss count for stats
        for all ways in set indexed by read command
          check if any way is invalid
```

```
if yes,
            fetch from L2 w/ read out command
            calculate new LRU bits based on invalid way being MRU
            write read tag to tag array indexed by invalid way
            set the invalid way to be valid now
          if no, that means your ways are all full. Must evict the LRU way.
            fetch from L2 w/ read out command
            calculate new LRU bits based on evicted way being MRU
            write read tag to tag array indexed by evicted way
  write handler:
    writes++ for stats
    for all ways in the set indexed by the write command
      see if the tag of the write address matches any tag in tag array and valid
      if yes, there's a hit.
      else miss
      for hit
        calculate new LRU bits based on hit way being MRU
        increase hit count for stats
        write out to L2
      for miss
        increase miss count for stats
        for all ways in set indexed by write command
          check if any way is invalid
          if yes,
            fetch from L2 cache w/ read w/ intent to modify command
            calculate new LRU bits based on invalid way being MRU
            write read tag to tag array indexed by invalid way
            set the invalid way to be valid now
            write out modified data to L2 cache
          if no, that means your ways are all full. Must evict the LRU way.
            fetch from L2 cache w/ read w/ intent to modify command
            calculate new LRU bits based on evicted way being MRU
            write written tag to tag array indexed by evicted way
            write out modified data to L2 cache
  print handler:
    for all the sets in the cache
    if any line is valid,
      print out that set, including index, lru, valid bits, and tag bits
3.2 Instruction Cache
On clock edge,
  get command
  dispatch to handler
  reset handler:
    for all sets in cache
       set LRU bit to 0
```

```
for all ways in set
        set Valid bit to 0
        set tag bits to 0
    end for
 end for
invalidate handler:
  for all ways in the set indexed by the invalidate command
    if tag in tag array at offset matches invalidate tag
      set valid bit for matching tag to 0
instruction fetch handler:
  reads++ for stats
  for all ways in the set indexed by the read command
    see if the tag of the read address matches any tag in tag array and valid
    if yes, there's a hit.
    else miss
    for hit
      calculate new LRU bit based on hit way being MRU
     increase hit count for stats
    for miss
     increase miss count for stats
     for all ways in set indexed by read command
        check if either way is invalid
        if yes,
          fetch from L2 w/ read out command
          calculate new LRU bits based on invalid way being MRU
          write read tag to tag array indexed by invalid way
          set the invalid way to be valid now
        if no, that means your ways are all full. Must evict the LRU way.
          fetch from L2 w/ read out command
          calculate new LRU bits based on evicted way being MRU
          write read tag to tag array indexed by evicted way
print handler:
  for all the sets in the cache
  if any line is valid,
    print out that set, including index, lru, valid bits, and tag bits
```

### 4 Testing

In order to test our implementation, we developed a set of test stimulus covering all of the corner cases. These tests are listed below.

In addition to the testplan developed by our team, we also performed blackbox testing with another ECE485 team. We traded testbenches, and confirmed that both of our implementations produced the same hit ratios.

### 4.1 Cached Instr Reads.trace

Summary	Multiple reads to the same instruction cache line.
Expected Results	Way 0 of Index 0 of Instruction Cache is valid. No other ways
	are valid.
Hit Ratio	75%
Test Vector	
	2 00000001
	2 00000002
	2 00000003
	2 00000004
	9

#### 4.2 Cached Data Reads.trace

Summary	Multiple reads to the same data cache line.
Expected Results	Way 0 of Index 0 of Data Cache is valid. No other ways are
	valid.
Hit Ratio	75%
Test Vector	
	0 00000000
	0 00000001
	0 00000002
	0 00000003
	9

# ${\bf 4.3}\quad {\bf Interleaved\_Read\_Write.trace}$

Summary	Reads and Writes to the data cache.
Expected Results	Way 0 of Index 0 of Data Cache is valid. No other ways are
	valid.
Hit Ratio	75%
Test Vector	
	0 0000000
	1 0000001
	0 00000002
	1 00000003
	9

# 4.4 Same\_Set\_Instr.trace

Summary	Multiple reads from the same set in the instruction cache.
Expected Results	Both ways of Index 0 are valid.
Hit Ratio	0%
Test Vector	
	2 00000000
	2 00100000
	9

## ${\bf 4.5 \quad Same\_Set\_Data.trace}$

Summary	Multiple reads from the same set in the data cache.
Expected Results	All four ways of index 0 are valid.
Hit Ratio	0%
Test Vector	
	0 0000000
	1 00100000
	0 00200000
	1 00300000
	9

# ${\bf 4.6}\quad {\bf Instr\_Conflict.trace}$

Summary	Enough reads to the same instruction cache set to cause an
	eviction.
Expected Results	Both ways of index 0 are valid. LRU bit is 1. Way 0 has Tag
	200 in it, Way 1 has 100 in it.
Hit Ratio	0%
Test Vector	
	2 00000000
	2 10000000
	2 20000000
	9

# ${\bf 4.7 \quad Data\_Conflict.trace}$

Summary	Enough reads and writes to the same instruction cache set to
Summary	
	cause an eviction.
Expected Results	All ways of index 0 are valid. LRU way is 1. Way 0 has 500 in
	it, Wa 1 has 200 in it, way 2 has 300 in it, and way 3 has 400
	in it.
Hit Ratio	0%
Test Vector	
	0 10000000
	1 2000000
	0 3000000
	1 4000000
	0 50000000
	9

## ${\bf 4.8} \quad {\bf Instr\_Invalidate.trace}$

Summary	Multiple Reads Followed by Invalidate clears single line.
Expected Results	way 0 of index 0 is invalid, way 1 of index 0 is valid.
Hit Ratio	0%
Test Vector	
	2 00100000
	2 00200000
	9 00000000
	3 00100000
	9 0000000

# ${\bf 4.9 \quad Data\_Invalidate.trace}$

Summary	Multiple Reads Followed by Invalidate clears single line.
Expected Results	way 1 of index 0 of data cache invalid, rest of ways of index 0
	valid.
Hit Ratio	0%
Test Vector	
	0 00100000
	0 00200000
	0 00300000
	0 00400000
	9 00000000
	3 00200000
	9 00000000

## 4.10 Instr\_Clear.trace

Summary	Read Followed by Clear empties data cache.
Expected Results	No ways in instruction cache are valid.
Hit Ratio	0%
Test Vector	
	2 00112300
	9 0000000
	8 0000000
	9 0000000

### $4.11 \quad Data\_Clear.trace$

Summary	Read followed by Clear empties data cache.
Expected Results	All ways of Data Cache are invalid.
Hit Ratio	0%
Test Vector	
	0 00112300
	9 0000000
	8 0000000
	9 0000000

## $4.12 \quad Instr\_Invalidate\_read.trace$

Summary	Read, Invalidate, Read uses cleared way as LRU.
Expected Results	Way 0 of index 400 has tag of 001. Way 1 of index 400 has tag
	of 003.
Hit Ratio	0%
Test Vector	
	2 00110000
	2 00210000
	9 00000000
	3 00210000
	2 00310000
	9 00000000

## ${\bf 4.13 \quad Data\_Invalidate\_read.trace}$

Summary	Read, Invalidate, Read uses cleared way as LRU.
Expected Results	Index 400 of data cache has tag 001 in way 0, tag 002 in way 1,
	tag 005 in way 2, and tag 004 in way 3.
Hit Ratio	0%
Test Vector	
	0 00110000
	0 00210000
	0 00310000
	0 00410000
	9 00000000
	3 00310000
	0 00510000
	9 00000000

#### 5 Source Code

The Verilog source code for our project is reproduced below:

#### 5.1 memtest.v

```
/ ECE 485/585: Microprocessor System Design
// Portland State University - Fall 2012
// Final Project:
// File:
          memtest.v (Test Bench)
// Authors: Andy Goetz, Bradon Kanyid, Eric Krause, and Kevin Riedl
// Description: This module reads in a stimulus file provided by the
// command line and passes commands to the cache.
module test();
 \textbf{parameter} \ \text{CLOCK\_CYCLE} \ = \ 20;
 parameter CLOCK WIDTH = CLOCK CYCLE/2;
 parameter TRUE = 1'b1;
 parameter FALSE = 1'b0;
 reg Clock;
                 // the file handle
  integer file;
  reg
      done;
      [3:0]
                  command;
 reg
                  value;
 reg
      [31:0]
      [9000:0]
                  filename;
 reg
  wire [25:0]
                  add out;
  wire [1:0]
                  cmd out;
  integer count;
 PROJECT project (
         . clk (Clock),
         . n (command),
         .add in(value),
         . done (done),
         .add out(add out),
         . cmd out (cmd out)
         );
 L NEXT 1 next (
              .add in(add out),
              .cmd in(cmd out)
  );
  initial
  begin
        Clock = FALSE;
        done = FALSE;
```

```
// Check to make sure that a stimulus file was provided
         if ($value$plusargs("stimulus=%s", filename) == FALSE)
           begin
           $display("ERROR: No Stimulus specified. Please specify\
           +stimulus=<filename> to start.");
           $finish;
         \mathbf{end}
         // If it was, open the file
         file = $fopen(filename, "r");
         count = 2;
         // simulate initial reset
         #CLOCK WIDTH Clock = FALSE;
         command = 4'd8;
         #CLOCK WIDTH Clock = TRUE;
         // While there are lines left to be read:
         while (count > 1)
         begin
                // Parse the line
                #CLOCK WIDTH Clock = FALSE;
                count = $fscanf(file, "%d %x", command, value);
                #CLOCK WIDTH Clock = TRUE;
         end
         // Close the file, and finish up
         $fclose (file);
         done = TRUE;
  end
endmodule
```

#### 5.2 PROJECT.v

```
// ECE 485/585: Microprocessor System Design
// Portland State University - Fall 2012
// Final Project:
// File:
          PROJECT. v
// Authors: Andy Goetz, Bradon Kanyid, Eric Krause, and Kevin Riedl
// Description: Top-level wrapper module for project
module PROJECT(
 input clk,
 input clear,
 input [3:0] n,
 input [31:0] add in,
 input done,
 output reg [25:0] add_out,
 output reg [1:0] cmd out
 );
 // valid commands from tracefile
                 = 4' d8:
 parameter RESET
 parameter INVALIDATE = 4'd3;
 parameter READ
                     = 4' d0;
 parameter WRITE
                     = 4' d1;
 parameter INST FETCH = 4'd2:
                     = 4' d9;
 parameter PRINT
 // signals from file to caches
 wire [31:0] i_add, d_add;
 assign i add = add in;
 assign d add = add in;
 // signals between caches and next-level cache
 wire [1:0] l2 i cmd, l2 d cmd;
 wire [25:0] 12 i add, 12 d add;
 // signals to/from stats
 wire [31:0] i hit;
 wire [31:0] d_hit;
 wire [31:0] i miss;
 wire [31:0] d miss;
 wire [31:0] i reads;
 wire [31:0] d reads;
 wire [31:0] d writes;
 //mux the L2 outputs
 always @(n)
 begin
              if (n == INST FETCH)
   begin
     add out = 12 i add;
```

```
cmd out = l2 i cmd;
  \mathbf{end}
                else
  begin
    add out = 12 d add;
    cmd out = l2 d cmd;
  \mathbf{end}
\mathbf{end}
      INS CACHE i cache (
                . clk(clk),
                .n(n),
                .add in(add in),
                . add_out(l2_i_add),
                . cmd_out(l2_i_cmd),
                . hit (i hit),
                . miss (i miss),
                .reads(i reads)
                );
      DATA_CACHE d_cache (
                .n(n),
                . add_in(add_in),
                . clk (clk),
                . add_out(l2_d_add),
                . cmd_out (l2_d_cmd),
                . hit (d hit),
                . miss (d miss),
                .reads(d reads),
                .writes(d_writes)
                );
      STATS stats (
                .print (done),
                .ins reads(i reads),
                .ins_hit(i_hit),
                .ins miss(i miss),
                .data_reads(d_reads),
                .data writes (d writes),
                .data hit (d hit),
                .data miss(d miss)
                );
```

endmodule

#### 5.3 INS CACHE.v

```
// ECE 485/585: Microprocessor System Design
// Portland State University - Fall 2012
// Final Project:
// File:
           INS CACHE. v
// Authors: Andy Goetz, Bradon Kanyid, Eric Krause, and Kevin Riedl
// Description: Simulates an instruction cache.
'define SETS 1024*16
'define WAYS 2
'define SETBITS 14
'define TAGBITS 12
module INS CACHE(
  // INPUTS
 input clk,
 // OUTPUTS
 \mathbf{output} \ \mathbf{reg} \ \left[\, 2\, 5 : 0 \,\right] \ \mathrm{add\_out} \, = \, 2\, 6\, {}^{\circ}\mathrm{bZ} \,, \quad // \ \textit{to} \ \textit{next-level} \ \textit{cache} \,
 \mathbf{output} \ \mathbf{reg} \ [1:0] \ \ \mathrm{cmd\_out} = \mathrm{NOP}, \qquad // \ \mathit{to} \ \mathit{next-level} \ \mathit{cache}
 output reg [31:0] reads
                         = 32' b0
                                    // to statistics module
  );
                     = 1'b1;
 parameter TRUE
 parameter FALSE
                     = 1'b0:
  // instruction cache only reponds to following values of n:
                      = 4' d8;
 parameter RESET
 parameter INVALIDATE = 4'd3;
 parameter INST FETCH = 4'd2;
 parameter PRINT
                      = 4' d9:
  // instruction cache sends following commands to next-level cache
 parameter READ OUT = 2'b01;
 parameter NOP
                       = 2' b00;
 // CACHE ELEMENTS
  // LRU: 1 bit per set. Encoding: 1 = Way 1 is LRU. 0 = Way 0 is LRU
 reg LRU ['SETS -1:0];
 // Valid: 1 bit per way. Encoding: 1 = way is valid, \theta = not valid
 reg Valid ['SETS - 1:0]['WAYS - 1:0];
  // Tag: Tag is of size TAGBITS. One tag per way.
 reg ['TAGBITS-1:0] Tag ['SETS-1:0]['WAYS-1:0];
  // loop counters
 integer set_cnt, way_cnt;
```

```
// internal
reg done = 1'b0;
// assignments
wire [11:0] curr tag = add in [31:20];
wire [13:0] curr index = add in [19:6];
always @(posedge clk)
begin
  {\tt add\_out} \,=\, 26\, {\tt 'bZ}\, ; \quad // \quad a {\tt lw\,ays} \quad i\, nitia\, liz\, e \quad a\, dd\, ress \quad out \quad to \quad high-z
                     // default to NOP, if a read happens, it will be updated
  cmd out = NOP;
  done = FALSE; // and set internal done signal to false
  case(n)
    // RESET: iterates through all elements in the cache and sets
          everything to 0. Also initializes hit/miss/read counters.
    RESET:
    begin
      hit
              = 32' b0;
      _{
m miss}
              = 32' b0:
      reads = 32'b0;
      // for every set...
      for (set cnt = 0; set cnt < 'SETS; set cnt = set cnt + 1'b1)
      begin
        LRU[set cnt] = 1'b0; // set the LRU to 0
        // for each way of set ...
        for (way cnt = 0; way cnt < 'WAYS; way cnt = way cnt + 1'b1)
        begin
           // clear valid and tag bits.
           Valid [set cnt][way cnt] = FALSE;
                  [set cnt][way cnt] = 'TAGBITS' b0;
           Tag
        \mathbf{end}
      end
    end
    // INVALIDATE: use address passed in with invalidate command as an
           index to a given line. Then, invalidate the line for which the
           stored tag equals the tag passed in add in.
    INVALIDATE:
    begin
      for (way cnt = 0; way cnt < 'WAYS; way cnt = way cnt + 1'b1)
      begin
        if (!done)
           if (Tag[curr index][way cnt] == curr tag)
           begin
                                            = TRUE:
             done
             Valid [curr index] [way cnt] = FALSE;
           end
        end
      \mathbf{end}
```

 $\mathbf{end}$ 

```
INST FETCH:
begin
  reads = reads + 1'b1; // always increment read count
  // First, look at both lines. if for either, the tags match
        and \ the \ line \ is \ valid \ , \ then \ the \ read \ was \ a \ hit \ . \quad done
        is set to true, and execution will drop through the rest
        of the INST FETCH routine.
  for (way cnt = 0; way cnt < 'WAYS; way cnt = way cnt + 1'b1)
    if (done == FALSE)
      if (Tag[curr_index][way_cnt] == curr_tag &&
          Valid [curr index] [way cnt] == TRUE)
        LRU[curr index] = "way cnt[0];
                         = hit + 1'b1;
        hit
        done
                         = TRUE;
      end
    else ;
  end
  // at this point, if done is still false, then the fetch was not a hit.
  if (done = FALSE)
    miss = miss + 1'b1;
  // Next, look at both lines. If either is empty then
        do a read and and put result in the empty line, then set
        done to true, and execution will drop through the rest of
        the INST FETCH routine.
  for (way cnt = 0; way cnt < 'WAYS; way cnt = way cnt + 1'b1)
  begin
    if (done == FALSE)
      if (Valid [curr index] [way cnt] = FALSE)
      begin
        // set L_NEXT command/address
        add out
                                       = add in [31:6]; // perform read
        cmd out
                                       = READ OUT; // perform read
        Tag[curr index][way cnt]
                                      = curr tag;
        Valid [curr_index] [way_cnt]
                                      = TRUE;
        LRU[curr index]
                                      = ^{\sim} way cnt [0];
                                       = TRUE;
        done
      \mathbf{end}
  end
  // Reaching this point means an eviction is needed because the
        instruction fetch was a miss, and there was no empty line
        in which to put the incoming read. So evict the LRU
  if (done == FALSE)
    begin
      // set L NEXT command/address
```

```
add out
                                                             = add in [31:6]; // perform read
              cmd out
                                                             = READ\_OUT; // perform read
              Tag[curr index][LRU[curr index]]
                                                           = curr tag;
              LRU[curr index]
                                                           = ~LRU[curr index];
            end
       end
       PRINT:
       begin
          // print header
          $display("\n----");
          display("Index | LRU | V[0]|Tag[0]| V[1]|Tag[1]");
         // cycle through all of the ways within a set
         \mathbf{for} \hspace{0.2cm} (way\_cnt \hspace{0.1cm} = \hspace{0.1cm} 0\hspace{0.1cm} ; \hspace{0.2cm} way\_cnt \hspace{0.1cm} < \hspace{0.1cm} `SETS\hspace{0.1cm} ; \hspace{0.2cm} way\_cnt \hspace{0.1cm} = \hspace{0.1cm} way \hspace{0.1cm} \hspace{0.1cm} cnt\hspace{0.1cm} +\hspace{0.1cm} 1)
         begin
            // print out the whole set if there are any valid lines
            if (Valid [way cnt][0] | Valid [way cnt][1])
            begin
               $display(" %4h | %d | %d | %3h | %d | %3h",
                 way cnt[SETBITS-1:0],
                 LRU[way cnt],
                 Valid [way_cnt][0],
                 // print X's if invalid
                 Valid [way_cnt][0] ? Tag[way_cnt][0] : 'TAGBITS'hX,
                 Valid [way_cnt][1],
                 // print X's if <math>invalid
                 Valid [way cnt][1] ? Tag[way cnt][1] : 'TAGBITS'hX
               );
            end
         \mathbf{end}
          $\display("--- END OF INSTRUCTION CACHE CONTENTS ----\n");
       \mathbf{end}
       default: ; // commands this module doesn't respond to
     endcase
  end
endmodule
```

#### 5.4 DATA CACHE.v

```
// ECE 485/585: Microprocessor System Design
// Portland State University - Fall 2012
// Final Project:
// File:
           DATA CACHE. v (Data Cache)
// Authors: Andy Goetz, Bradon Kanyid, Eric Krause, and Kevin Riedl
// Description: Simulates a read/write data cache.
'define SETS 1024*16
'define WAYS 4
'define SETBITS 14
'define TAGBITS 12
module DATA CACHE(
 // INPUTS
                      // from trace file
 input [3:0] n,
 input [31:0] add in, // from trace file
 input clk,
 // OUTPUTS
 output reg [25:0] add out = 26'bZ, // to next-level cache
 output reg [31:0] miss
                           =32\,{}^{\circ}{
m b0}\,, // to statistics module
 \mathbf{output} \;\; \mathbf{reg} \;\; [\, 3\, 1\, \colon \! 0\, ] \;\; \mathrm{reads} \quad = \; 3\, 2\, \, \dot{} \; \mathrm{b0} \; , \;\; // \;\; \textit{to} \;\; \textit{statistics} \;\; \textit{module}
 {f output \ reg \ [31:0]} writes =32\,{}^{\circ}{f b0} // to statistics \ module
  );
 parameter TRUE
                      = 1'b1:
                       = 1'b0;
 parameter FALSE
  // data cache only reponds to following values of n
 parameter RESET
                     = 4' d8:
 parameter INVALIDATE = 4'd3;
 parameter READ
                       = 4' d0;
 parameter WRITE
                       = 4' d1;
 parameter PRINT
                       = 4' d9;
  // data cache sends following commands to next-level cache
  parameter READ OUT
                     = 2' b01;
 parameter WRITE OUT
                       = 2' b10;
                       = 2' b10;
 parameter RW OUT
                                 // Read with intent to write
 parameter NOP
                       = 2, b00;
 // CACHE ELEMENTS
 ^{'}// LRU: 6 bits per set.
 reg [5:0] LRU ['SETS-1:0];
 // Valid: 1 bit per way. Encoding: 1 = way is valid, \theta = not \ valid
```

```
Valid ['SETS-1:0] ['WAYS-1:0];
// Tag:
            Tag is of size TAGBITS. One tag per way.
reg [11:0] Tag ['SETS-1:0] ['WAYS-1:0];
// loop counters
integer set cnt, way cnt;
// internal
reg done = FALSE;
                     // temp variable, holds output from decode_lru
reg [1:0] lru way;
reg [5:0] lru calc_in; // temp variable, holds output from next_lru
// assignments
wire [11:0] curr tag = add in [31:20];
wire [13:0] curr index = add in [19:6];
always @(posedge clk)
begin
 add_out = 26'bZ;
 cmd out = NOP;
  done = FALSE;
 case(n)
   RESET:
    // clear all Valid bits in the Data Cache and
    // reset the statistics counters
    begin
             = 32'b0;
      hit
      miss = 32'b0;
      reads = 32'b0;
      writes = 32'b0;
      // for every set
      for (set cnt = 0; set cnt < SETS; set cnt = set cnt + 1'b1)
      begin
       LRU[set cnt] = 6'b0;
     // for all ways
        for (way cnt = 0; way cnt < 'WAYS; way cnt = way cnt + 1'b1)
        begin
          Valid [set cnt][way cnt] = FALSE;
                [set cnt][way cnt] = 12'b0;
        end
      \mathbf{end}
   \mathbf{end}
   INVALIDATE:
      // when an invalidate command is passed in, check to see if
      // any line in the cache matches the address passed in, if
      // it does, clear the Valid bit for that line.
      for (way cnt = 0; way cnt < 'WAYS; way cnt = way cnt + 1'b1)
      begin
        if (done == FALSE)
      begin
```

```
if (Tag[curr index][way cnt] == curr tag)
      begin
        Valid [curr index] [way cnt] = FALSE;
        done = TRUE;
      \mathbf{end}
  end
end
end
READ:
begin
  // increment the number of total reads since reset occurred
  reads = reads + 1'b1;
  // search the ways within the set, if there is a hit, update the LRU
  // and increment the hit counter
  for (way cnt = 0; way cnt < 'WAYS; way cnt = way cnt + 1'b1)
  begin
    if (done == FALSE)
 begin
      if (Tag[curr index][way cnt] == curr tag &&
           Valid [curr_index] [way_cnt] == TRUE)
      begin
        lru calc in
                           = next lru(LRU[curr index], way cnt[1:0]);
        LRU[curr index]
                           = lru calc in;
                           = hit + 1'b1;
        hit
        done
                           = TRUE;
      \mathbf{end}
 \mathbf{end}
  end
  // if there was no hit, increment the miss counter
  if (done == FALSE)
    miss = miss + 1'b1;
  // if there was no hit, check to see if there is an empty
  // line in the set, if not, evict the LRU of the line
  // and replace it with the newly read in value.
  for (way_cnt = 0; way_cnt < 'WAYS; way_cnt = way_cnt + 1'b1)
  begin
    if (done == FALSE)
    begin
      if (Valid[curr index][way cnt] = FALSE)
      begin
        add out
                                     = add in [31:6];
                                                         // generate read
        cmd out
                                     = READ OUT;
                                                        // generate read
        lru calc in
                                  = next lru(LRU[curr index], way cnt[1:0]);
        LRU[curr index]
                                     = lru calc in;
        Tag[curr\_index][way\_cnt] = curr\_tag;
        Valid [curr_index] [way_cnt] = TRUE;
        done
                                     = TRUE;
      \quad \mathbf{end} \quad
    end
  end
```

```
if (done = FALSE)
  begin
    add out
                                    = add_in[31:6]; // generate read
    cmd out
                                    = READ OUT;
                                                     // generate read
                                    = decode lru(LRU[curr_index]);
    lru way
    Tag[curr_index][lru_way]
                                    = curr tag;
                                    = next lru(LRU[curr index], lru way);
    lru calc in
    LRU[curr index]
                                    = lru calc in;
  end
end
WRITE:
begin
  // increment the number of total writes since reset occurred
  writes = writes + 1;
  // search the ways within the set, if there is a hit, update the LRU
  // and increment the hit counter
  for (way_cnt = 0; way_cnt < 'WAYS; way_cnt = way_cnt + 1'b1)
  begin
    if (done == FALSE)
      if (Tag[curr index][way cnt] == curr tag &&
          Valid [curr index] [way cnt] == TRUE)
      begin
        // :: already have data ::
        // :: modify the data ::
        lru calc in
                          = next_lru(LRU[curr_index], way_cnt[1:0]);
        LRU[curr index]
                          = lru calc in;
        hit
                          = hit + 1'b1;
        add out
                          = \operatorname{add\_in}[31:6]; // write out to L2
                          = WRITE_OUT; // write out to L2
        cmd out
                           = TRUE;
        done
      \mathbf{end}
    end
  end
  // if there was no hit, increment the miss counter
  if (done = FALSE)
    miss = miss + 1'b1;
  // if there was no hit, check to see if there is an empty
  // line in the set, if not, evict the LRU of the line
  // and replace it with the newly read in value.
  for (way_cnt = 0; way_cnt < 'WAYS; way_cnt = way_cnt + 1'b1)
  begin
    if (done == FALSE)
    begin
      if (Valid [curr index] [way cnt] = FALSE)
```

begin

```
add_out = add_in[31:6]; // read data w/ intent to mod
               cmd out = RW OUT;
                                        // read data w/ intent to mod
               // :: modify the data ::
               lru calc in
                                         = next lru(LRU[curr index], way cnt[1:0]);
              LRU[curr index]
                                             = lru calc in;
               Tag[curr_index][way_cnt]
                                             = curr tag;
               Valid [curr index] [way cnt] = TRUE;
                                             = TRUE;
               add out
                                             = \operatorname{add\_in} \left[ \left. 31 : 6 \right. \right]; \ \ // \ \ write \ \ out \ \ to \ \ L2
                                             = WRITE OUT; // write out to L2
               cmd out
             \mathbf{end}
          \quad \mathbf{end} \quad
        \mathbf{end}
        if (done = FALSE)
        begin
                                       = add_in[31:6]; // read in w/ intent to mod
          add out
          cmd out
                                       = RW OUT;
                                                        // read in w/ intent to mod
          // :: modify the data ::
          lru way
                                         = decode lru(LRU[curr index]);
          Tag[curr index][lru way]
                                         = curr tag;
          Valid[curr index][lru way] = TRUE;
          lru calc in
                                         = next lru(LRU[curr index], lru way);
          LRU[curr index]
                                         = lru calc in;
          add out
                                         = \operatorname{add} \operatorname{in} [31:6]; // write out to L2
                                         = WRITE_OUT; // write out to L2
          cmd out
        \mathbf{end}
      end
      // Print all of the contents of the Data Cache
      PRINT:
      begin
         // print header
        $display("----");
  display("INDEX | LRU | V[0]|Tag[0]| V[1]|Tag[1]| V[2]|Tag[2]| V[3]|Tag[3]");
        // cycle through all of the ways within a set
        for (set cnt = 0; set cnt < SETS; set cnt = set cnt+1)
        begin
          // print out the whole set if there are any valid lines
           if (Valid set cnt [3] | Valid set cnt [2]
               Valid [set_cnt][1] | Valid [set_cnt][0] )
          begin
$display ( " %4h
                | %d | %d | %3h | %d | %3h | %d | %3h | %d
| %3h",
               set cnt ['SETBITS -1:0],
               decode lru(LRU[set cnt]),
               Valid [set cnt][0],
                                                                            22
```

```
Valid [set cnt][0]? Tag[set cnt][0]: 'TAGBITS'hX,
              Valid[set\_cnt][1],
              Valid set_cnt [1] ? Tag set_cnt [1] : 'TAGBITS' hX,
              Valid[set cnt][2],
              Valid set cnt [2] ? Tag set cnt [2] : 'TAGBITS'hX,
              Valid [set_cnt][3],
Valid [set_cnt][3] ? Tag[set_cnt][3] : 'TAGBITS'hX
            );
          \mathbf{end}
        end
        $\display("----" END OF DATA CACHE CONTENTS ----");
      end
      default: ; // commands this module doesn't respond to
    endcase
  \mathbf{end}
  function [1:0] decode lru;
  input [5:0] lru_bits;
    begin
                 (!(|lru_bits[5:3]))
                                      decode lru = 2'd0;
        else if (!(|lru bits[2:1])) decode lru = 2'd1;
        else if (! lru bits[0])
                                     decode lru = 2'd2;
                                     decode lru = 2'd3;
        else
    end
  endfunction
  function [5:0] next lru;
           [5:0] lru bits;
    input
    input
           [1:0] way accessed;
    begin
      case (way accessed)
      // Set the first 3 bits (this defines MRU 0)
      2'd0: next lru = (lru bits | 6'b111000);
      // Clear bit 0, Set bits 3 & 4 (MRU 1)
      2'd1: next lru = ((lru bits & 6'b011111) | 6'b000110);
      // Clear bits 1 & 3, Set bit 5 (MRU 2)
      2'd2: next lru = ((lru bits & 6'b101011) | 6'b000001);
      // Clear bits 2,4,5 (MRU 3)
      2'd3: next lru = (lru bits & 6'b110100);
      endcase
    end
  endfunction
endmodule
//this is not a browser cache
```

#### 5.5 STATS.v

```
// ECE 485/585: Microprocessor System Design
// Portland State University - Fall 2012
// Final Project:
// File:
          STATS. v
// Authors: Andy Goetz, Bradon Kanyid, Eric Krause, and Kevin Riedl
// Description: Generates statistics such as hit ratio about cache.
module STATS(
 // INPUTS
 input print, // mux to determine reads/writes
 input [31:0] ins reads,
 input [31:0] ins hit,
 input [31:0] ins miss,
 input [31:0] data reads,
 input [31:0] data writes,
 input [31:0] data hit,
 input [31:0] data miss
   );
 always @(posedge print)
 begin
   $display(" STATISTICS: ");
   $display(" Hits = %d", data_hit + ins_hit);

$display(" Miss = %d", data_miss + ins_miss);
   $display(" Reads = %d", data_reads + ins_reads);
   $display(" Writes = %d", data writes);
   display("Hit Ratio = \%.1f\%", (data_reads + ins_reads + data_writes) = 0?
     0 : 100.0*(data hit + ins hit)/(data reads + ins reads + data writes));
 end
endmodule
```

#### 6 Testbench Output

```
The output of our tests is reproduced below.
Cached Instr Reads.trace: (PASS)
        Multiple reads to the same instruction cache line
   --- INSTRUCTION CACHE CONTENTS ---
 Index \mid LRU \mid V[0] \mid Tag[0] \mid V[1] \mid Tag[1]
 0000 | 1 | 1 | 000 | 0 | xxx
--- END OF INSTRUCTION CACHE CONTENTS ----
  ----- DATA CACHE CONTENTS -----
INDEX | LRU | V[0] | Tag[0] | V[1] | Tag[1] | V[2] | Tag[2] | V[3] | Tag[3]
----- END OF DATA CACHE CONTENTS ----
 STATISTICS:
 Hits =
                    3
 Miss
                    1
 Reads =
 Writes =
                    0
 Hit Ratio = 75.0\%
Cached Data Reads.trace: (PASS)
        Multiple reads to the same data cache line
---- INSTRUCTION CACHE CONTENTS ---
 Index \mid LRU \mid V[0] \mid Tag[0] \mid V[1] \mid Tag[1]
--- END OF INSTRUCTION CACHE CONTENTS ----
        --- DATA CACHE CONTENTS ----
INDEX | LRU | V[0] | Tag[0] | V[1] | Tag[1] | V[2] | Tag[2] | V[3] | Tag[3]
 0000 | 1 | 1 | 000 | 0 | xxx | 0 | xxx | 0 | xxx
  ---- END OF DATA CACHE CONTENTS ----
 STATISTICS:
 Hits
                    3
      Miss
                    1
 Reads =
                    4
 Writes =
 Hit Ratio = 75.0\%
Interleaved Read Write.trace: (PASS)
        Reads and Writes to the data cache
----- INSTRUCTION CACHE CONTENTS ---
 Index \mid LRU \mid V[0] \mid Tag[0] \mid V[1] \mid Tag[1]
--- END OF INSTRUCTION CACHE CONTENTS ----
     ----- DATA CACHE CONTENTS -----
INDEX | LRU | V[0] | Tag[0] | V[1] | Tag[1] | V[2] | Tag[2] | V[3] | Tag[3]
 0000 | 1 | 1 | 000 | 0 | xxx | 0 | xxx | 0 | xxx
 ---- END OF DATA CACHE CONTENTS ----
 STATISTICS:
 Hits =
                    3
 Miss
                    1
 Reads =
                    2
```

```
Writes =
 Hit Ratio = 75.0\%
Same Set Instr. trace: (PASS)
        Multiple reads from the same set in the instruction cache.
----- INSTRUCTION CACHE CONTENTS -----
 Index \mid LRU \mid V[0] \mid Tag[0] \mid V[1] \mid Tag[1]
 0000 | 0 | 1 | 000 | 1 | 001
--- END OF INSTRUCTION CACHE CONTENTS ----
   ----- DATA CACHE CONTENTS -----
 ---- END OF DATA CACHE CONTENTS ---
 STATISTICS:
 Hits =
                    0
                    2
 Miss =
 Reads =
                    2
 Writes =
 Hit Ratio = 0.0\%
Same Set Data.trace: (PASS)
        Multiple reads from the same set in the data cache.
----- INSTRUCTION CACHE CONTENTS -----
 Index | LRU | V[0] | Tag[0] | V[1] | Tag[1]
--- END OF INSTRUCTION CACHE CONTENTS ----
    ----- DATA CACHE CONTENTS -----
 INDEX \ | \ LRU \ | \ V[0] \ | \ Tag[0] \ | \ V[1] \ | \ Tag[1] \ | \ V[2] \ | \ Tag[2] \ | \ V[3] \ | \ Tag[3]
 0000 \mid 0 \mid 1 \mid 000 \mid 1 \mid 001 \mid 1 \mid 002 \mid 1 \mid 003
---- END OF DATA CACHE CONTENTS ---
 STATISTICS:
 Hits =
 Miss
                    4
 Reads =
                    2
 Writes =
                    2
 Hit Ratio = 0.0\%
Instr Conflict.trace: (PASS)
        Enough reads to the same instruction cache set to cause an eviction.
   ---- INSTRUCTION CACHE CONTENTS ---
 Ind ex \mid LRU \mid V[0] \mid Tag[0] \mid V[1] \mid Tag[1]
 0000 | 1 | 1 | 200 | 1 | 100
--- END OF INSTRUCTION CACHE CONTENTS ----
----- DATA CACHE CONTENTS -----
 INDEX \ | \ LRU \ | \ V[\ 0\ ] \ | \ Tag[\ 0\ ] \ | \ V[\ 1\ ] \ | \ Tag[\ 1\ ] \ | \ V[\ 2\ ] \ | \ Tag[\ 2\ ] \ | \ V[\ 3\ ] \ | \ Tag[\ 3\ ]
 ---- END OF DATA CACHE CONTENTS ---
 STATISTICS:
                    0
 Hits
 Miss
                    3
 Reads =
                    3
```

```
Writes =
                  0
Hit Ratio = 0.0\%
Data Conflict.trace (PASS)
       Enough reads and writes to the same instruction cache set to
       cause an eviction
        ---- DATA CACHE CONTENTS ----
  0000 \mid 1 \mid 1 \mid 500 \mid 1 \mid 200 \mid 1 \mid 300 \mid 1 \mid 400
  ---- END OF DATA CACHE CONTENTS ----
  STATISTICS:
  Hits =
  Miss =
                    5
                    3
  Reads =
   Writes =
                    2
   Hit Ratio = 0.0\%
Instr Invalidate.trace (PASS)
       Multiple Reads Followed by Invalidate clears single line.
  ----- INSTRUCTION CACHE CONTENTS -----
  Ind ex \mid LRU \mid V[0] \mid Tag[0] \mid V[1] \mid Tag[1]
  0000 | 0 | 1 | 001 | 1 | 002
 --- END OF INSTRUCTION CACHE CONTENTS ----
    ---- INSTRUCTION CACHE CONTENTS ----
  Ind ex \mid LRU \mid V[0] \mid Tag[0] \mid V[1] \mid Tag[1]
   0000 | 0 | 0 | xxx | 1 | 002
 --- END OF INSTRUCTION CACHE CONTENTS ----
  STATISTICS:
  Hits =
                    0
                    2
   Miss
                    2
  Reads =
   Writes =
  Hit Ratio = 0.0\%
Data Invalidate.trace (PASS)
       Multiple Reads Followed by Invalidate clears single line.
        ----- DATA CACHE CONTENTS -----
  INDEX | LRU | V[0] | Tag[0] | V[1] | Tag[1] | V[2] | Tag[2] | V[3] | Tag[3]
  0000 \mid 0 \mid 1 \mid 001 \mid 1 \mid 002 \mid 1 \mid 003 \mid 1 \mid 004
  ----- END OF DATA CACHE CONTENTS -----
          --- DATA CACHE CONTENTS ----
  0000 \mid 0 \mid 1 \mid 001 \mid 0 \mid xxx \mid 1 \mid 003 \mid 1 \mid 004
   ---- END OF DATA CACHE CONTENTS ---
  STATISTICS:
                    0
   Hits =
  Miss
                    4
  Reads =
                    4
```

```
Writes =
   Hit Ratio = 0.0\%
Instr Clear.trace (PASS)
         Read Followed by Clear empties data cache
  ----- INSTRUCTION CACHE CONTENTS -----
   Index \mid LRU \mid V[0] \mid Tag[0] \mid V[1] \mid Tag[1]
   048c | 1 | 1 | 001 | 0 | xxx
  --- END OF INSTRUCTION CACHE CONTENTS ----
  ----- INSTRUCTION CACHE CONTENTS ----
   Ind ex \mid LRU \mid V[0] \mid Tag[0] \mid V[1] \mid Tag[1]
  --- END OF INSTRUCTION CACHE CONTENTS --
   STATISTICS:
                        0
   Hits =
                        0
   Miss =
   Reads =
                        0
   Writes =
   Hit Ratio = 0.0\%
Data Clear.trace (PASS)
         Read followed by Clear empties data cache
           ---- DATA CACHE CONTENTS -----
   INDEX | LRU | V[0] | Tag[0] | V[1] | Tag[1] | V[2] | Tag[2] | V[3] | Tag[3]
   048\,c \quad | \quad 1 \quad | \quad 1 \quad | \quad 001 \quad | \quad 0 \quad | \quad xxx \quad | \quad 0 \quad | \quad xxx \quad | \quad 0 \quad | \quad xxx
   ----- END OF DATA CACHE CONTENTS -----
     ----- DATA CACHE CONTENTS ----
   ----- END OF DATA CACHE CONTENTS --
   STATISTICS:
                        0
   Hits =
   Miss =
   Reads =
                        0
   Writes =
   Hit Ratio = 0.0\%
Instr Invalidate Read.trace: (PASS)
         Read, Invalidate, Read uses cleared way as LRU
      ---- INSTRUCTION CACHE CONTENTS ----
   \operatorname{Ind} \operatorname{ex} \ | \ \operatorname{LRU} \ | \ \operatorname{V}[\,0\,] \, | \, \operatorname{Tag}[\,0\,] \, | \ \operatorname{V}[\,1\,] \, | \, \operatorname{Tag}[\,1\,]
   0400 | 0 | 1 | 001 | 1 | 002
  --- END OF INSTRUCTION CACHE CONTENTS ----
  ---- INSTRUCTION CACHE CONTENTS ----
   Index \mid LRU \mid V[0] \mid Tag[0] \mid V[1] \mid Tag[1]
   0400 \mid 0 \mid 1 \mid 001 \mid 1 \mid 003
  --- END OF INSTRUCTION CACHE CONTENTS ----
   STATISTICS:
   Hits =
                        0
```

```
3
  Miss =
  Reads =
                 3
  Writes =
                 0
  Hit Ratio = 0.0\%
Data Invalidate Read.trace: (PASS)
      Read, Invalidate, Read uses cleared way as LRU.
       ---- DATA CACHE CONTENTS ----
  INDEX | LRU | V[0] | Tag[0] | V[1] | Tag[1] | V[2] | Tag[2] | V[3] | Tag[3]
  0400 | 0 | 1 | 001 | 1 | 002 | 1 | 003 | 1 | 004
 ----- END OF DATA CACHE CONTENTS -----
   ----- DATA CACHE CONTENTS ----
  0400 | 0 | 1 | 001 | 1 | 002 | 1 | 005 | 1 | 004
  ----- END OF DATA CACHE CONTENTS ----
  STATISTICS:
                 0
  Hits =
  Miss =
                 5
  Reads =
                 5
  Writes =
                 0
  Hit Ratio = 0.0\%
```