$1 \quad { m pseudocode.txt}$

```
Data Cache:
On clock edge,
  get command
  dispatch to handler
  reset handler:
    for all sets in cache
       set LRU bits to 0
       for all ways in set
          set Valid bit to 0
          set tag bits to 0
       end for
    end for
  invalidate handler:
    for all ways in the set indexed by the invalidate command
      if tag in tag array at offset matches invalidate tag
        set valid bit for matching tag to 0
  read handler:
    reads++ for stats
    for all ways in the set indexed by the read command
      see if the tag of the read address matches any tag in tag array and valid
      if yes, there's a hit.
      else miss
      for hit
        calculate new LRU bits based on hit way being MRU
        increase hit count for stats
      for miss
        increase miss count for stats
        for all ways in set indexed by read command
          check if any way is invalid
          if yes,
            fetch from L2 w/ read out command
            calculate new LRU bits based on invalid way being MRU
            write read tag to tag array indexed by invalid way
            set the invalid way to be valid now
          if no, that means your ways are all full. Must evict the LRU way.
            fetch from L2 w/ read out command
            calculate new LRU bits based on evicted way being MRU
            write read tag to tag array indexed by evicted way
  write handler:
    writes++ for stats
    for all ways in the set indexed by the write command
      see if the tag of the write address matches any tag in tag array and valid
      if yes, there's a hit.
      else miss
```

for hit

```
calculate new LRU bits based on hit way being MRU
        increase hit count for stats
        write out to L2
      for miss
        increase miss count for stats
        for all ways in set indexed by write command
          check if any way is invalid
          if yes,
            fetch from L2 cache w/ read w/ intent to modify command
            calculate new LRU bits based on invalid way being MRU
            write read tag to tag array indexed by invalid way
            set the invalid way to be valid now
            write out modified data to L2 cache
          if no, that means your ways are all full. Must evict the LRU way.
            fetch from L2 cache w/ read w/ intent to modify command
            calculate new LRU bits based on evicted way being MRU
            write written tag to tag array indexed by evicted way
            write out modified data to L2 cache
  print handler:
    for all the sets in the cache
    if any line is valid,
      print out that set, including index, lru, valid bits, and tag bits
Instruction Cache:
On clock edge,
  get command
  dispatch to handler
  reset handler:
    for all sets in cache
       set LRU bit to 0
       for all ways in set
          set Valid bit to 0
          set tag bits to 0
       end for
    end for
  invalidate handler:
    for all ways in the set indexed by the invalidate command
      if tag in tag array at offset matches invalidate tag
        set valid bit for matching tag to 0
  instruction fetch handler:
    reads++ for stats
    for all ways in the set indexed by the read command
      see if the tag of the read address matches any tag in tag array and valid
      if yes, there's a hit.
      else miss
```

```
for hit
      calculate new LRU bit based on hit way being MRU
     increase hit count for stats
    for miss
      increase miss count for stats
     for all ways in set indexed by read command
        check if either way is invalid
        if yes,
         fetch from L2 w/ read out command
          calculate new LRU bits based on invalid way being MRU
         write read tag to tag array indexed by invalid way
          set the invalid way to be valid now
        if no, that means your ways are all full. Must evict the LRU way.
         fetch from L2 w/ read out command
         calculate new LRU bits based on evicted way being MRU
          write read tag to tag array indexed by evicted way
print handler:
 for all the sets in the cache
 if any line is valid,
    print out that set, including index, lru, valid bits, and tag bits
```

2 memtest.v

```
// ECE 485/585: Microprocessor System Design
// Portland State University - Fall 2012
// Final Project:
// File:
          memtest.v (Test Bench)
// Authors:
// Description:
// This module reads in a stimulus file provided by the
  command line and passes commands to the cache.
module test();
 parameter CLOCK CYCLE = 20;
 {\bf parameter}\ \ {\bf CLOCK\_WIDTH}\ \ =\ {\bf CLOCK\_CYCLE}\,/\,2\,;
 parameter TRUE = 1'b1;
 parameter FALSE = 1'b0;
 reg Clock;
                  // the file handle
 integer file;
 reg
      done;
 reg
      [3:0]
                  command;
      [31:0]
                  value;
 reg
      [9000:0]
                  filename;
 reg
 wire [25:0]
                  add out;
 wire [1:0]
                  cmd out;
 integer count;
 PROJECT project (
         . clk (Clock),
         . n (command),
         .add in(value),
         . done (done),
         .add_out(add_out),
         .cmd out(cmd out)
         );
 L NEXT l next (
              .add in(add out),
              .cmd in(cmd out)
 );
 initial
 begin
        Clock = FALSE;
        done = FALSE;
        // Check to make sure that a stimulus file was provided
        if ($value$plusargs("stimulus=%s", filename) == FALSE)
```

ECE 485 4

```
begin
            $display ("ERROR: _No_Stimulus_specified._Please_specify \
           _+stimulus=<filename>_to_start.");
            $finish;
         \mathbf{end}
         // If it was, open the file
          file = $fopen(filename, "r");
          count = 2;
          // simulate initial reset
         #CLOCK WIDTH Clock = FALSE;
         command = 4'd8;
         #CLOCK_WIDTH Clock = TRUE;
         // While there are lines left to be read:
          while (count > 1)
         begin
                 // Parse the line
                 #CLOCK_WIDTH Clock = FALSE;
                 {\tt count} = \${\tt fscanf(file, "\%d\_\%x", command, value)};
                 #CLOCK WIDTH Clock = TRUE;
         \mathbf{end}
          // Close the file, and finish up
          $fclose (file);
         done = TRUE;
  end
endmodule
```

3 PROJECT.v

```
// ECE 485/585: Microprocessor System Design
// Portland State University - Fall 2012
// Final Project:
// File:
          PROJECT. v (Top-level wrapper module for project)
// Authors:
// Description:
module PROJECT(
 input clk,
 input clear,
 input [3:0] n,
 input [31:0] add_in,
 input done,
 output reg [25:0] add out,
 output reg [1:0] cmd out
 );
 // valid commands from tracefile
 parameter RESET
                    = 4' d8:
 parameter INVALIDATE = 4'd3;
 parameter READ
                     = 4' d0;
 parameter WRITE
                     = 4' d1;
 parameter INST FETCH = 4'd2;
 parameter PRINT
                     = 4' d9;
 // signals from file to caches
 wire [31:0] i add, d add;
 assign i add = add in;
 assign d add = add in;
 // signals between caches and next-level cache
 wire [1:0] 12 i cmd, 12 d cmd;
 wire [25:0] 12 i add, 12 d add;
 // signals to/from stats
 wire [31:0] i hit;
 wire [31:0] d hit;
 wire [31:0] i miss;
 wire [31:0] d miss;
 wire [31:0] i reads;
 wire [31:0] d reads;
 wire [31:0] d writes;
 //mux the L2 outputs
 always @(n)
 begin
              if (n == INST FETCH)
   begin
     add_out = 12_i_add;
```

```
cmd out = l2 i cmd;
  \mathbf{end}
                else
  begin
    add out = 12 d add;
    cmd out = l2 d cmd;
  \mathbf{end}
\mathbf{end}
       INS CACHE i cache (
                 .clk(clk),
                 .n(n),
                 .add in(add in),
                 . add_out(l2_i_add),
                 .\,\mathrm{cmd}\_\mathrm{out}\,(\,l2\_i\_\mathrm{cmd}\,) ,
                 . hit (i hit),
                 . miss (i miss),
                 .reads(i reads)
                 );
      DATA_CACHE d_cache (
                 .n(n),
                 . add_in(add_in),
                 .clk(clk),
                 add out(l2 d add),
                . cmd_out (l2_d_cmd),
                 . hit (d hit),
                 . miss (d miss),
                 .reads(d reads),
                 .writes(d_writes)
                 );
       STATS stats (
                .print (done),
                 .ins reads(i reads),
                 .ins_hit(i_hit),
                 .ins miss(i miss),
                 .data_reads(d_reads),
                 .data writes (d writes),
                 .data hit (d hit),
                 .data miss(d miss)
                 );
```

 ${\bf end module}$

4 INS CACHE.v

```
// ECE 485/585: Microprocessor System Design
// Portland State University - Fall 2012
// Final Project:
// File:
          INS CACHE. v (Instruction Cache)
// Authors:
// Description:
'define SETS 1024*16
'define WAYS 2
'define SETBITS 14
'define TAGBITS 12
module INS CACHE(
 // INPUTS
 input [3:0] n,
                       // from trace file
 input [31:0] add in, // from trace file
 input clk,
 // OUTPUTS
 {f output \ reg \ [25:0] \ add\_out = 26"bZ}, \ // \ to \ next-level \ cache}
 output reg [1:0] cmd_out = NOP, // to next-level cache
 /\!/ to statistics module
 output reg [31:0] miss = 32'b0, // to statistics module
 output reg [31:0] reads = 32'b0
                                    // to statistics module
 parameter TRUE
                   = 1'b1;
                   = 1'b0:
 parameter FALSE
  // instruction cache only reponds to following values of n:
  parameter RESET
                   = 4' d8:
                     = 4' d3;
 parameter INVALIDATE
 parameter INST FETCH = 4'd2;
 parameter PRINT
                       = 4'd9;
  // instruction cache sends following commands to next-level cache
  parameter READ OUT = 2'b01;
 parameter NOP
                      = 2' b00;
 // CACHE ELEMENTS
 // LRU: 1 bit per set. Encoding: 1 = Way 1 is LRU. 0 = Way 0 is LRU
 reg LRU ['SETS -1:0];
  // Valid: 1 bit per way. Encoding: 1 = way is valid, \theta = not valid
 reg Valid ['SETS - 1:0]['WAYS - 1:0];
  // Tag: Tag is of size TAGBITS. One tag per way.
  reg ['TAGBITS-1:0] Tag ['SETS-1:0]['WAYS-1:0];
  // loop counters
 integer set cnt, way cnt;
```

ECE 485 8

```
// internal
reg done = 1'b0;
// assignments
wire [11:0] curr tag = add in [31:20];
wire [13:0] curr index = add in [19:6];
always @(posedge clk)
begin
  {\tt add\_out} \,=\, 26\, {\tt 'bZ}\, ; \quad // \quad a {\tt lw\,ays} \quad i\, nitia\, liz\, e \quad a\, dd\, ress \quad out \quad to \quad high-z
                     // default to NOP, if a read happens, it will be updated
  cmd out = NOP;
  done = FALSE;
                    // and set internal done signal to false
  case(n)
    // RESET: iterates through all elements in the cache and sets
          everything to 0. Also initializes hit/miss/read counters.
    RESET:
    begin
      hit
              = 32' b0;
      _{
m miss}
              = 32' b0:
      reads = 32'b0;
      // for every set...
      for (set cnt = 0; set cnt < 'SETS; set cnt = set cnt + 1'b1)
      begin
        LRU[set cnt] = 1 b0; // set the LRU to 0
        // for each way of set ...
        for (way cnt = 0; way cnt < 'WAYS; way cnt = way cnt + 1'b1)
        begin
           // clear valid and tag bits.
           Valid [set cnt][way cnt] = FALSE;
                  [set cnt][way cnt] = 'TAGBITS' b0;
           Tag
        \mathbf{end}
      end
    end
    // INVALIDATE: use address passed in with invalidate command as an
           index to a given line. Then, invalidate the line for which the
           stored tag equals the tag passed in add in.
    INVALIDATE:
    begin
      for (way cnt = 0; way cnt < 'WAYS; way cnt = way cnt + 1'b1)
      begin
        if (!done)
           if (Tag[curr index][way cnt] == curr tag)
           begin
             done
                                            = TRUE:
             Valid [curr index] [way cnt] = FALSE;
           end
        end
      \mathbf{end}
```

 \mathbf{end}

```
INST FETCH:
begin
  reads = reads + 1'b1; // always increment read count
  // First, look at both lines. if for either, the tags match
        and \ the \ line \ is \ valid \ , \ then \ the \ read \ was \ a \ hit \ . \quad done
        is set to true, and execution will drop through the rest
        of the INST FETCH routine.
  for (way cnt = 0; way cnt < 'WAYS; way cnt = way cnt + 1'b1)
    if (done == FALSE)
      if (Tag[curr_index][way_cnt] == curr_tag &&
          Valid [curr index] [way cnt] == TRUE)
        LRU[curr index] = "way cnt[0];
                         = hit + 1'b1;
        hit
        done
                          = TRUE;
      end
    else ;
  end
  // at this point, if done is still false, then the fetch was not a hit.
  if (done = FALSE)
    miss = miss + 1'b1;
  // Next, look at both lines. If either is empty then
        do a read and and put result in the empty line, then set
        done to true, and execution will drop through the rest of
        the INST FETCH routine.
  for (way cnt = 0; way cnt < 'WAYS; way cnt = way cnt + 1'b1)
  begin
    if (done == FALSE)
      if (Valid [curr index] [way cnt] = FALSE)
      begin
        // set L_NEXT command/address
                                       = add in [31:6]; // perform read
        add out
        cmd out
                                       = READ OUT; // perform read
        Tag[curr index][way cnt]
                                      = curr tag;
        Valid [curr_index] [way_cnt]
                                      = TRUE;
        LRU[curr index]
                                      = ^{\sim} way cnt [0];
                                       = TRUE;
        done
      \mathbf{end}
  end
  // Reaching this point means an eviction is needed because the
        instruction fetch was a miss, and there was no empty line
        in which to put the incoming read. So evict the LRU
  if (done == FALSE)
    begin
      // set L NEXT command/address
```

```
add out
                                                                                                                                                            = add in [31:6]; // perform read
                                      cmd out
                                                                                                                                                            = READ OUT;
                                                                                                                                                                                                             // perform read
                                      Tag[curr index][LRU[curr index]]
                                                                                                                                                       = curr tag;
                                     LRU[curr index]
                                                                                                                                                        = ~LRU[curr index];
                               end
                  end
                  PRINT:
                  begin
                          // print header
                          $\display("\n----");
                         $display("__Index__|_LRU__|_V[0]|Tag[0]|_V[1]|Tag[1]");
                         //\ \ cycle\ \ through\ \ all\ \ of\ \ the\ \ ways\ \ within\ \ a\ \ set
                         for (way_cnt = 0; way_cnt < 'SETS; way_cnt = way_cnt+1)
                         begin
                                // print out the whole set if there are any valid lines
                               if (Valid [way cnt][0] | Valid [way cnt][1])
                               begin
                                       display("_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3}4h_{3}|_{3}x_{3
                                             way_cnt[SETBITS - 1:0],
                                           LRU[way cnt],
                                             Valid [way_cnt][0],
                                            // print X's if invalid
                                             Valid [way cnt][0] ? Tag[way cnt][0] : 'TAGBITS'hX,
                                             Valid [way_cnt][1],
                                            // print X's if <math>invalid
                                             Valid [way cnt][1] ? Tag[way cnt][1] : 'TAGBITS'hX
                                      );
                               end
                        \mathbf{end}
                          $\display("\text{"---\END_OF_INSTRUCTION_CACHE_CONTENTS_----\n");}
                  \mathbf{end}
                   default: ; // commands this module doesn't respond to
            endcase
      end
endmodule
```

5 DATA CACHE.v

```
// ECE 485/585: Microprocessor System Design
// Portland State University - Fall 2012
// Final Project:
// File:
           DATA CACHE. v (Data Cache)
// Authors:
// Description:
 'define SETS 1024*16
'define WAYS 4
'define SETBITS 14
'define TAGBITS 12
module DATA CACHE(
 // INPUTS
                      // from trace file
 input [3:0] n,
 input [31:0] add_in, // from trace file
 input clk,
 // OUTPUTS
 output reg [25:0] add_out = 26'bZ, // to next-level cache
 \mathbf{output} \ \mathbf{reg} \ [1:0] \ \mathbf{cmd\_out} = \mathbf{NOP}, \qquad // \ to \ next-level \ cache
                          =32\,{}^{\circ}{}\,\mathrm{b}0 , // to statistics module
 output reg [31:0] hit
                          = 32'b0, // to statistics module
 output reg [31:0] miss
                          =32\,\mathrm{b0}, // to statistics module
 output reg [31:0] reads
  output reg [31:0] writes = 32'b0 // to statistics module
  );
 parameter TRUE
                      = 1'b1;
                      = 1'b0;
 parameter FALSE
 // data cache only reponds to following values of n
 parameter RESET
                      = 4' d8;
 parameter INVALIDATE = 4'd3;
 parameter READ
                      = 4' d0;
 parameter WRITE
                      = 4' d1;
                      = 4' d9;
 parameter PRINT
  // data cache sends following commands to next-level cache
                     = 2' b01;
  parameter READ OUT
 parameter WRITE OUT
                      = 2' b10;
 parameter RW OUT
                      = 2'b10; // Read with intent to write
 parameter NOP
                      = 2' b00:
 // CACHE ELEMENTS
 // LRU:
             6 bits per set.
             LRU ['SETS -1:0];
 reg [5:0]
 // Valid:
             1 bit per way. Encoding: 1 = way is valid, 0 = not valid
```

```
Valid ['SETS-1:0] ['WAYS-1:0];
// Tag:
            Tag is of size TAGBITS. One tag per way.
reg [11:0] Tag ['SETS-1:0] ['WAYS-1:0];
// loop counters
integer set cnt, way cnt;
// internal
reg done = FALSE;
                      // temp variable, holds output from decode_lru
reg [1:0] lru way;
reg [5:0] lru calc_in; // temp variable, holds output from next_lru
// assignments
wire [11:0] curr tag = add in [31:20];
wire [13:0] curr index = add in [19:6];
always @(posedge clk)
begin
  add_out = 26'bZ;
  cmd out = NOP;
  done = FALSE;
  case(n)
    RESET:
    // clear all Valid bits in the Data Cache and
    // reset the statistics counters
    begin
             = 32'b0;
      hit
      _{
m miss}
            = 32' b0;
      reads = 32'b0;
      writes = 32'b0;
      // for every set
      for (set cnt = 0; set cnt < SETS; set cnt = set cnt + 1'b1)
      begin
        LRU[set cnt] = 6'b0;
     // for all ways
        for (way cnt = 0; way cnt < 'WAYS; way cnt = way cnt + 1'b1)
        begin
          Valid [set cnt][way cnt] = FALSE;
                [set cnt][way cnt] = 12'b0;
        end
      \mathbf{end}
    \mathbf{end}
    INVALIDATE:
      // when an invalidate command is passed in, check to see if
      // any line in the cache matches the address passed in, if
      // it does, clear the Valid bit for that line.
      for (way cnt = 0; way cnt < 'WAYS; way cnt = way cnt + 1'b1)
      begin
        if (done == FALSE)
      begin
```

```
if (Tag[curr index][way cnt] == curr tag)
      begin
        Valid [curr index] [way cnt] = FALSE;
        done = TRUE;
      \mathbf{end}
  end
end
end
READ:
begin
  // increment the number of total reads since reset occurred
  reads = reads + 1'b1;
  // search the ways within the set, if there is a hit, update the LRU
  // and increment the hit counter
  for (way cnt = 0; way cnt < 'WAYS; way_cnt = way_cnt + 1'b1)
  begin
    if (done == FALSE)
 begin
      if (Tag[curr index][way cnt] == curr tag &&
           Valid [curr_index] [way_cnt] == TRUE)
      begin
        lru calc in
                            = next lru(LRU[curr index], way cnt[1:0]);
        LRU[curr_index]
                           = lru calc in;
                           = hit + 1'b1;
        hit
        done
                            = TRUE;
      \mathbf{end}
 \mathbf{end}
  end
  // if there was no hit, increment the miss counter
  if (done == FALSE)
    miss = miss + 1'b1;
  // if there was no hit, check to see if there is an empty
  // line in the set, if not, evict the LRU of the line
  // and replace it with the newly read in value.
  for (way_cnt = 0; way_cnt < 'WAYS; way_cnt = way_cnt + 1'b1)
  begin
    if (done == FALSE)
    begin
      if (Valid[curr index][way cnt] = FALSE)
      begin
                                                         // generate read
        add out
                                     = add in [31:6];
        cmd out
                                      = READ OUT;
                                                         // generate read
        lru calc in
                                  = next lru(LRU[curr index], way cnt[1:0]);
        LRU[curr index]
                                     = lru calc in;
        Tag[curr\_index][way\_cnt] = curr\_tag;
        Valid [curr index] [way cnt] = TRUE;
        done
                                      = TRUE;
      \quad \mathbf{end} \quad
    end
  \mathbf{end}
```

```
if (done = FALSE)
  begin
                                      = \; add\_in \left[\, 3\,1\,:6\,\right]; \quad // \;\; \textit{generate} \;\; \textit{read}
    add out
    cmd out
                                      = READ OUT;
                                                        // generate read
                                      = decode lru(LRU[curr_index]);
    lru way
    Tag[curr_index][lru_way]
                                     = curr tag;
    lru calc in
                                      = next lru(LRU[curr index], lru way);
    LRU[curr index]
                                      = lru calc in;
  end
end
WRITE:
begin
  // increment the number of total writes since reset occurred
  writes = writes + 1;
  // search the ways within the set, if there is a hit, update the LRU
  // and increment the hit counter
  for (way_cnt = 0; way_cnt < 'WAYS; way_cnt = way_cnt + 1'b1)
  begin
    if (done == FALSE)
      if (Tag[curr index][way cnt] == curr tag &&
           Valid [curr index] [way cnt] == TRUE)
      begin
        // :: already have data ::
        // :: modify the data ::
        lru calc in
                            = next_lru(LRU[curr_index], way_cnt[1:0]);
        LRU[curr index]
                           = lru calc in;
         hit
                            = hit + 1'b1;
        add out
                            = \operatorname{add}_{in}[31:6]; // write out to L2
                            = WRITE_OUT; // write out to L2
        cmd out
                            = TRUE;
         done
      \mathbf{end}
    end
  end
  // if there was no hit, increment the miss counter
  if (done = FALSE)
    miss = miss + 1'b1;
  // if there was no hit, check to see if there is an empty
  // line in the set, if not, evict the LRU of the line
  // and replace it with the newly read in value.
  for (way cnt = 0; way cnt < 'WAYS; way cnt = way cnt + 1'b1)
  begin
    if (done == FALSE)
    begin
      if (Valid [curr index] [way cnt] = FALSE)
```

begin

```
add_out = add_in[31:6]; // read data w/ intent to mod
               cmd out = RW OUT;
                                          // read data w/ intent to mod
               // :: modify the data ::
               lru calc in
                                          = next lru(LRU[curr index], way cnt[1:0]);
               LRU[curr index]
                                              = lru calc in;
               Tag[curr index][way cnt]
                                              = curr tag;
               Valid [curr index] [way cnt] = TRUE;
                                              = TRUE;
               add out
                                               = \operatorname{add\_in} \left[ \left. 31 : 6 \right. \right]; \ \ // \ \ write \ \ out \ \ to \ \ L2
                                              = WRITE OUT; // write out to L2
               cmd out
             \mathbf{end}
           \quad \mathbf{end} \quad
        \mathbf{end}
        if (done = FALSE)
        begin
                                          = \ \mathrm{add\_in} \left[ \ 31:6 \right]; \ \ // \ \ \mathit{read} \ \ \mathit{in} \ \ \mathit{w/} \ \ \mathit{intent} \ \ \mathit{to} \ \ \mathit{mod}
           add out
           cmd out
                                          = RW OUT;
                                                            // read in w/ intent to mod
           // :: modify the data ::
           lru way
                                          = decode lru(LRU[curr index]);
           Tag[curr index][lru way]
                                          = curr tag;
           Valid [curr index] [lru way] = TRUE;
           lru calc in
                                          = next lru(LRU[curr index], lru way);
          LRU[curr index]
                                          = lru calc in;
           add out
                                          = \operatorname{add} \operatorname{in} [31:6]; // write out to L2
           cmd out
                                          = WRITE OUT; // write out to L2
        \mathbf{end}
      end
      // Print all of the contents of the Data Cache
      PRINT:
      begin
         // print header
         $display("----");
  display("_INDEX_[LRU_[LRU_[V[0]]] Tag[0]) V[1] Tag[1] V[2] Tag[2] V[3] Tag[3]");
         // cycle through all of the ways within a set
         for (set cnt = 0; set cnt < SETS; set cnt = set cnt + 1)
        begin
           // print out the whole set if there are any valid lines
           if (Valid[set cnt][3] | Valid[set cnt][2]
               Valid [set_cnt][1] | Valid [set_cnt][0] )
           begin
set cnt[SETBITS-1:0],
               decode lru(LRU[set cnt]),
               Valid[set\_cnt][0],
               Valid set cnt [0] ? Tag set cnt [0] : 'TAGBITS'hX,
                                                                              16
```

```
Valid[set\_cnt][1],
               Valid [set_cnt][1] ? Tag[set_cnt][1] : 'TAGBITS'hX,
               Valid [set_cnt][2],
               Valid [set_cnt][2] ? Tag[set_cnt][2] : 'TAGBITS'hX,
               Valid [set_cnt][3],
               Valid set cnt [3]? Tag set cnt [3]: 'TAGBITS'hX
           \mathbf{end}
        \mathbf{end}
         $display("-----");
      \mathbf{default}\colon \ \ // \ \ \textit{commands} \ \ \textit{this} \ \ \textit{module} \ \ \textit{doesn't} \ \ \textit{respond} \ \ \textit{to}
    endcase
  \mathbf{end}
  function [1:0] decode lru;
  input [5:0] lru bits;
    begin
                  (!(|lru bits[5:3]))
                                        decode lru = 2'd0;
         else if (!(|lru_bits[2:1])) decode_lru = 2'd1;
         else if (! lru bits[0])
                                        decode lru = 2'd2;
                                       decode \overline{lru} = 2'd3;
         else
    end
  endfunction
  function [5:0] next lru;
    input [5:0] lru bits;
    input
           [1:0] way accessed;
    begin
      case (way_accessed)
      // Set the first 3 bits (this defines MRU 0)
      2'd0: next lru = (lru bits | 6'b111000);
      // Clear bit 0, Set bits 3 & 4 (MRU 1)
      2'd1: next lru = ((lru bits & 6'b011111) | 6'b000110);
      // Clear bits 1 & 3, Set bit 5 (MRU 2)
      2'd2: next lru = ((lru bits & 6'b101011) | 6'b0000001);
      // Clear bits 2,4,5 (MRU 3)
      2'd3: next lru = (lru bits & 6'b110100);
      endcase
    end
  endfunction
endmodule
//this is not a firefox cache
```

ECE 485 17

6 STATS.v

```
// ECE 485/585: Microprocessor System Design
// Portland State University - Fall 2012
// Final Project:
// File:
           STATS.v (Statistics Module aka It's a series of counters)
// Authors:
// Description:
module STATS(
 // INPUTS
 input print, // mux to determine reads/writes
 input [31:0] ins_reads,
 input [31:0] ins_hit,
 input [31:0] ins miss,
 input [31:0] data_reads,
 input [31:0] data writes,
 input [31:0] data hit,
 input [31:0] data miss
   );
 always @(posedge print)
 begin
   $display("_STATISTICS:_");
   $display("_Hits___=_%d", data hit + ins hit);
   $\display("\_\Miss\_\_=\%d", \data_\miss + \ins_\miss);
$\display("\_\Reads\_\=\%d", \data_\reads + \ins_\reads);
$\display("\_\Writes\=\%d", \data_\writes);
   display("_Hit_Ratio_=_%.1f\%", (data reads + ins reads + data writes) = 0?
     0 : 100.0*(data hit + ins hit)/(data reads + ins reads + data writes));
 end
endmodule
```

7 testplan

This directory contains test vectors for our simulated L1 cache. Due to the limited syntax of the trace file format, it is impossible to put comments about each test in its file. Therefore, the tests are described below:

TITLE: Cached Instr Reads.trace

SUMMARY: Data_Conflict reads to the same instruction cache line EXPECTED RESULTS: Way 0 of Index 0 of Instruction Cache is valid. No other ways are valid.

HIT RATIO: 75%

TITLE: Cached Data Reads.trace

SUMMARY: Multiple reads to the same data cache line

EXPECTED RESULTS: Way 0 of Index 0 of Data Cache is valid. No other

ways are valid. HIT RATIO: 75%

TITLE: Interleaved_Read_Write.trace SUMMARY: Reads and Writes to the data

EXPECTED RESULTS: Way 0 of Index 0 of Data Cache is valid. No other

ways are valid. HIT RATIO: 75%

TITLE: Same Set Instr.trace

SUMMARY: Multiple reads from the same set in the instruction cache.

EXPECTED RESULTS: Both ways of Index 0 are valid.

HIT RATIO: 0%

TITLE: Same Set Data.trace

SUMMARY: Multiple reads from the same set in the data cache.

EXPECTED RESULTS: All four ways of index 0 are valid.

HIT RATIO: 0%

TITLE: Instr Conflict.trace

SUMMARY: Enough reads to the same instruction cache set to cause an eviction.

EXPECTED RESULTS: Both ways of index 0 are valid. LRU bit is 1. Way 0

has Tag 200 in it, Way 1 has 100 in it.

HIT RATIO: 0%

TITLE: Data_Conflict.trace

SUMMARY: Enough reads and writes to the same instruction cache set to

cause an eviction

EXPECTED RESULTS: All ways of index 0 are valid. LRU way is 1. Way 0

has 500 in it, Wa 1 has 200 in it, way 2 has 300 in

it, and way 3 has 400 in it.

HIT RATIO: 0%

 $TITLE: \ Instr_Invalidate.trace$

SUMMARY: Multiple Reads Followed by Invalidate clears single line.

EXPECTED RESULTS: way 0 of index 0 is invalid, way 1 of index 0 is

valid.

HIT RATIO: 0%

TITLE: Data Invalidate.trace

SUMMARY: Multiple Reads Followed by Invalidate clears single line.

EXPECTED RESULTS: HIT RATIO: 0%

TITLE: Instr Clear.trace

SUMMARY: Read Followed by Clear empties data cache

EXPECTED RESULTS: No ways in instruction cache are valid.

HIT RATIO: 0%

TITLE: Data_Clear.trace

SUMMARY: Read followed by Clear empties data cache EXPECTED RESULTS: All ways of Data Cache are invalid.

HIT RATIO: 0%

TITLE: Instr Invalidate Read.trace

SUMMARY: Read, Invalidate, Read uses cleared way as LRU

EXPECTED RESULTS: way 0 of index 400 has tag of 001. Way 1 of index

400 has tag of 003.

HIT RATIO: 0%

TITLE: Data Invalidate Read.trace

SUMMARY: Read, Invalidate, Read uses cleared way as LRU.

EXPECTED RESULTS: Index 400 of data cache has tag 001 in way 0, tag

002 in way 1, tag 005 in way 2, and tag 004 in way 3.

HIT RATIO: 0%

8 Testbench Output

This directory contains test vectors for our simulated L1 cache. Due to the limited syntax of the trace file format, it is impossible to put comments about each test in its file. Therefore, the tests are described below:

```
Cached Instr Reads.trace: (PASS)
                                 Multiple reads to the same instruction cache line
            ---- INSTRUCTION CACHE CONTENTS ---
     Ind ex \mid LRU \mid V[0] \mid Tag[0] \mid V[1] \mid Tag[1]
     0000 | 1 | 1 | 000 | 0 | xxx
--- END OF INSTRUCTION CACHE CONTENTS ----
                               ---- DATA CACHE CONTENTS ----
    ---- END OF DATA CACHE CONTENTS ---
     STATISTICS:
     Hits =
                                                                               3
     Miss
                                                                              1
     Reads =
                                                                               4
     Writes =
                                                                               0
     Hit Ratio = 75.0\%
 Cached Data Reads.trace: (PASS)
                                  Multiple reads to the same data cache line
   ----- INSTRUCTION CACHE CONTENTS -----
     Index | LRU | V[0] | Tag[0] | V[1] | Tag[1]
--- END OF INSTRUCTION CACHE CONTENTS ----
          ----- DATA CACHE CONTENTS -----
    INDEX \ | \ LRU \ | \ V[\ 0\ ] \ | \ Tag[\ 0\ ] \ | \ V[\ 1\ ] \ | \ Tag[\ 1\ ] \ | \ V[\ 2\ ] \ | \ Tag[\ 2\ ] \ | \ V[\ 3\ ] \ | \ Tag[\ 3\ ]
     0000 \quad | \quad 1 \quad | \quad 1 \quad | \quad 000 \quad | \quad 0 \quad | \quad xxx \quad | \quad 0 \quad | \quad x
     ----- END OF DATA CACHE CONTENTS ----
     STATISTICS:
     Hits =
                                                                              3
     Miss
                                                                              1
     Reads =
                                                                               4
     Writes =
     Hit Ratio = 75.0\%
 Interleaved Read Write.trace: (PASS)
                                 Reads and Writes to the data cache
                ---- INSTRUCTION CACHE CONTENTS ---
     Index \mid LRU \mid V[0] \mid Tag[0] \mid V[1] \mid Tag[1]
--- END OF INSTRUCTION CACHE CONTENTS ----
                  ----- DATA CACHE CONTENTS -----
    INDEX | LRU | V[0] | Tag[0] | V[1] | Tag[1] | V[2] | Tag[2] | V[3] | Tag[3]
     0000 \quad | \quad 1 \quad | \quad 1 \quad | \quad 000 \quad | \quad 0 \quad | \quad xxx \quad | \quad 0 \quad | \quad xxx \quad | \quad 0 \quad | \quad xxx
     ---- END OF DATA CACHE CONTENTS ---
```

ECE 485 21

```
STATISTICS:
Hits =
                3
Miss
                1
                2
Reads =
Writes =
                2
Hit Ratio = 75.0\%
Same Set Instr. trace: (PASS)
       Multiple reads from the same set in the instruction cache.
----- INSTRUCTION CACHE CONTENTS -----
Ind ex \mid LRU \mid V[0] \mid Tag[0] \mid V[1] \mid Tag[1]
0000 | 0 | 1 | 000 | 1 | 001
--- END OF INSTRUCTION CACHE CONTENTS ----
 ----- DATA CACHE CONTENTS -----
---- END OF DATA CACHE CONTENTS ---
STATISTICS:
Hits =
                0
Miss =
                2
Reads =
                2
Writes =
                0
Hit Ratio = 0.0\%
Same Set Data.trace: (PASS)
       Multiple reads from the same set in the data cache.
----- INSTRUCTION CACHE CONTENTS -----
Index | LRU | V[0] | Tag[0] | V[1] | Tag[1]
--- END OF INSTRUCTION CACHE CONTENTS ----
   ----- DATA CACHE CONTENTS -----
0000 \mid 0 \mid 1 \mid 000 \mid 1 \mid 001 \mid 1 \mid 002 \mid 1 \mid 003
 ---- END OF DATA CACHE CONTENTS ----
STATISTICS:
Hits =
                0
Miss =
                4
Reads =
                2
Writes =
                2
Hit Ratio = 0.0\%
Instr Conflict.trace: (PASS)
       Enough reads to the same instruction cache set to cause an eviction.
----- INSTRUCTION CACHE CONTENTS -----
Ind ex \mid LRU \mid V[0] \mid Tag[0] \mid V[1] \mid Tag[1]
0000 | 1 | 1 | 200 | 1 | 100
--- END OF INSTRUCTION CACHE CONTENTS ----
  ----- DATA CACHE CONTENTS -----
----- END OF DATA CACHE CONTENTS -----
```

```
STATISTICS:
 Hits =
 Miss
                    3
                    3
 Reads =
 Writes =
                    0
 Hit Ratio = 0.0\%
Data Conflict.trace (PASS)
        Enough reads and writes to the same instruction cache set to
        cause an eviction
        ----- DATA CACHE CONTENTS -----
   INDEX | LRU | V[0] | Tag[0] | V[1] | Tag[1] | V[2] | Tag[2] | V[3] | Tag[3]
   0000 \quad | \quad 1 \quad | \quad 1 \quad | \quad 500 \quad | \quad 1 \quad | \quad 200 \quad | \quad 1 \quad | \quad 300 \quad | \quad 1 \quad | \quad 400
   ---- END OF DATA CACHE CONTENTS ----
   STATISTICS:
                      0
   Hits =
   Miss =
                      5
   Reads =
                      3
   Writes =
                      2
   Hit Ratio = 0.0\%
Instr Invalidate.trace (PASS)
        Multiple Reads Followed by Invalidate clears single line.
    ---- INSTRUCTION CACHE CONTENTS -----
   Ind ex \mid LRU \mid V[0] \mid Tag[0] \mid V[1] \mid Tag[1]
   0000 | 0 | 1 | 001 | 1 | 002
  --- END OF INSTRUCTION CACHE CONTENTS ----
  ----- INSTRUCTION CACHE CONTENTS -----
   Ind ex \mid LRU \mid V[0] \mid Tag[0] \mid V[1] \mid Tag[1]
   0000 | 0 | 0 | xxx | 1 | 002
  --- END OF INSTRUCTION CACHE CONTENTS ----
   STATISTICS:
   Hits =
                      0
   Miss =
   Reads =
   Writes =
   Hit Ratio = 0.0\%
Data Invalidate.trace (PASS)
        Multiple Reads Followed by Invalidate clears single line.
    ----- DATA CACHE CONTENTS -----
   INDEX \ | \ LRU \ | \ V[0]| \, Tag[0]| \ V[1]| \, Tag[1]| \ V[2]| \, Tag[2]| \ V[3]| \, Tag[3]
   0000 | 0 | 1 | 001 | 1 | 002 | 1 | 003 | 1 | 004
    ---- END OF DATA CACHE CONTENTS ---
    ----- DATA CACHE CONTENTS ----
   INDEX | LRU | V[0] | Tag [0] | V[1] | Tag [1] | V[2] | Tag [2] | V[3] | Tag [3]
   0000 | 0 | 1 | 001 | 0 | xxx | 1 | 003 | 1 | 004
  ---- END OF DATA CACHE CONTENTS ---
```

```
STATISTICS:
   Hits =
   _{
m Miss}
                          4
   Reads =
   Writes =
   Hit Ratio = 0.0\%
Instr Clear.trace (PASS)
         Read Followed by Clear empties data cache
  ----- INSTRUCTION CACHE CONTENTS -----
   Ind ex \mid LRU \mid V[0] \mid Tag[0] \mid V[1] \mid Tag[1]
   048c | 1 | 1 | 001 | 0 | xxx
  --- END OF INSTRUCTION CACHE CONTENTS ----
  ----- INSTRUCTION CACHE CONTENTS -----
   Index | LRU | V[0] | Tag[0] | V[1] | Tag[1]
  --- END OF INSTRUCTION CACHE CONTENTS --
   STATISTICS:
   Hits =
                          0
   Miss
                          0
   Reads =
   Writes =
   Hit\ Ratio\ =\ 0.0\%
Data Clear.trace (PASS)
         Read followed by Clear empties data cache
        ----- DATA CACHE CONTENTS -----
   INDEX | LRU | V[0] | Tag[0] | V[1] | Tag[1] | V[2] | Tag[2] | V[3] | Tag[3]
   048\,c \quad | \quad 1 \quad | \quad 1 \quad | \quad 001 \quad | \quad 0 \quad | \quad xxx \quad | \quad 0 \quad | \quad xxx \quad | \quad 0 \quad | \quad xxx
   ---- END OF DATA CACHE CONTENTS ---
   ----- DATA CACHE CONTENTS -----
   INDEX | LRU | V[0] | Tag [0] | V[1] | Tag [1] | V[2] | Tag [2] | V[3] | Tag [3]
   ----- END OF DATA CACHE CONTENTS ---
   STATISTICS:
                          0
   Hits =
   Miss =
                          0
   Reads =
                          0
   Writes =
   Hit Ratio = 0.0\%
Instr Invalidate Read.trace: (PASS)
         Read, Invalidate, Read uses cleared way as LRU
        --- INSTRUCTION CACHE CONTENTS -----
   \operatorname{Ind}\operatorname{ex} \ | \ \operatorname{LRU} \ | \ \operatorname{V[0]}|\operatorname{Tag[0]}| \ \operatorname{V[1]}|\operatorname{Tag[1]}
   0400 \quad | \quad 0 \quad | \quad 1 \quad | \quad 001 \quad | \quad 1 \quad | \quad 002
  --- END OF INSTRUCTION CACHE CONTENTS --
  ----- INSTRUCTION CACHE CONTENTS -----
   Index \mid LRU \mid V[0] \mid Tag[0] \mid V[1] \mid Tag[1]
   0400 | 0 | 1 | 001 | 1 | 003
```

```
--- END OF INSTRUCTION CACHE CONTENTS ----
  STATISTICS:
  Hits =
                0
                3
  _{
m Miss}
  Reads =
                3
  Writes =
                0
  Hit Ratio = 0.0\%
Data Invalidate Read.trace: (PASS)
      Read, Invalidate, Read uses cleared way as LRU.
       ---- DATA CACHE CONTENTS ----
  0400 | 0 | 1 | 001 | 1 | 002 | 1 | 003 | 1 | 004
 ----- END OF DATA CACHE CONTENTS ----
  ----- DATA CACHE CONTENTS -----
  0400 | 0 | 1 | 001 | 1 | 002 | 1 | 005 | 1 | 004
   ---- END OF DATA CACHE CONTENTS ----
  STATISTICS:
                0
  Hits =
  Miss =
                5
  Reads =
                5
  Writes =
                0
  Hit\ Ratio\ =\ 0.0\%
```