
Conway's Game of Life implementacija na FPGA



19

Cornell University

♥ United States

Cornell University School of Electrical and Computer Engineering

ECE 5760 Advanced Microcontroller Design and system-on-chip Spring 2019



FPGA/Verilog student projects

83 videos • 146,980 views • Last updated on Sep 3, 2018



System-on-chip and embedded control on FPGAs. The following projects were mostly produced in the last month of ECE 5760 in the fall. The students were given the responsibility of choosing their project, then designing and building it. Projects were built using the Altera/Terasic DE2, Cyclonell FPGA, educational board. More:

http://people.ece.cornell.edu/land/co...



DIUCE Lanu



virtual paint on FPGA

Bruce Land



video harp on FPGA

Bruce Land



3D pong with video paddle tracking

Bruce Land



Split screen for games


Bruce Land



vioce game

Bruce Land

vga




19

Cornell University

♥ United States

>>> ja

VGA sinhronizacija






```
267
268
ab/
                              Pixel )
     // Horizontal Parameter
                              96:
     parameter
                H SYNC CYC
 3
                H SYNC BACK = 45+3;
     parameter
 4
     parameter H SYNC ACT = 640;
                                    // 646
 5
    parameter H SYNC FRONT= 13+3;
 6
     parameter H SYNC TOTAL= 800;
     // Virtical Parameter
                            ( Line )
 8
     parameter V SYNC CYC = 2;
 9
     parameter V SYNC BACK = 30+2;
     parameter V SYNC ACT
10
                           = 480; // 484
11
     parameter V SYNC FRONT= 9+2;
12
                V SYNC TOTAL= 525;
     parameter
13
     // Start Offset
                              H SYNC CYC+H SYNC BACK+4;
14
     parameter
                X START
                Y START
                               V SYNC CYC+V SYNC BACK;
15
     parameter
```

```
Pixel na poziciji:
(x, y)
obojiti bojom u RGB:
(r, g, b)
gdje su r/g/b vrijednosti:
0-255 (8bitne)
```

```
640 (duzina, x osa)
*
480 (visina, y osa)
*
60 (Hz, refresh rate)
=>
25 MHz clock potreban
```



Pin number
102
103
104
105
106

Nema VGA clock-a!











Color: EP4CE6 board Logistics: China Post Registered Air Mail

I bought this development board because of the VGA output I wanted to create an VGA interface between this FPGA and a monitor Sadly I had to realize this VGA port is just for show. It does not contain a vga clock, neither a bus for R, G, B it dissapointed me a lot now i dont have any need for it description was not accurate

27 Dec 2018 10:36



Altera DE2-115 Development and Education Board



(Currency: USD)

Price: \$595


Academic: \$309


Buy it now


#puno kosta

Conway's Game of Life

Rule #1: Possible Generation #1









```
cells[i] <=
((cells_preset[i] & (population == 2))
[ (population == 3));</pre>
```

Still lifes	
Block	
Beehive	
Loaf	
Boat	
Tub	



Implementacija u Matlabu



Implementacija u C-u

Raspberry Pi 3 Model B



Raspberry Pi 3 Specifications

SoC: Broadcom BCM2837

CPU: 4× ARM Cortex-A53, 1.2GHz

GPU: Broadcom VideoCore IV

RAM: 1GB LPDDR2 (900 MHz)

Lenovo Thinkpad T420



- Intel® Core™ i5
 processor i5-2410M with
 dual-core, dual thread
- DDR3 memory controller (up to 1333MHz), Intel Turbo Boost, Hyper-Threading technology; 3MB cache


RAM: 8GB

Implementacija u Verilogu

srednji kvadratici

8 specijalnih slucaja





15.44 s R Pi

0.983 s15.441 s T420 R Pi

0.123 s

0.983 s15.44 s T420 DE2 R Pi

DE2 = 8x T420

DE2 = 128x RPi