

CH A

5. For positive voltage control, external DC blocking capacitors are required on all RF ports.
6. Insertion loss can be optimized by varying the DC blocking capacitor value, e.g. 1000 pF for 100 MHz - 1 GHz, 39 pF for 0.5 GHz - 3 GHz.

Truth Table [7,8,9]

V1	V2	ANT– RF1	ANT - RF2
1	0	On	Off
0	1	Off	On

7. For positive voltage control, external DC blocking capacitors are required on all RF ports.
8. Differential voltage, V(state 1) - V(state 0), must be +2.7 V minimum, but must not exceed 8.5 V.
9. 0 = -5 V to +2.3 V, 1 = -2.3 V to +5 V.

Qualification

Qualified to M/A-COM specification REL-201, Process Flow –2.

Handling Procedures

Please observe the following precautions to avoid damage:

Static Sensitivity

Gallium Arsenide Integrated Circuits are sensitive to electrostatic discharge (ESD) and can be damaged by static electricity. Proper ESD control



CH B



Truth Table [7,8]

Control V_C1	Control V_C2	ANT 1 - Rx	ANT 1 - Tx	ANT 2 - Tx	ANT 2 - Rx
1	0	On	Off	On	Off
0	1	Off	On	Off	On

7. Differential voltage, V (state 1) - V (state 0), must be +2.7 V minimum and must not exceed 8.0 V.
8. 1 = +2.9 V to +8 V, 0 = 0 V + 0.2 V.

Copyright CERN 2017–2021.

This documentation describes Open Hardware and is licensed under the CERN OHL–W v2.0+.
You may redistribute and modify this under the terms of the CERN OHL–W v2.0+
(http://ohwr.org/CERNOHL).
This documentation is distributed ANY EXPRESS OR IMPLIED WARRANTY,
INCLUDING OF MERCHANTABILITY, SATISFACTORY AND FITNESS FOR A PARTICULAR PURPOSE.
Please see the CERN OHL v2.0 for applicable conditions.

Project/Equipment: **Design by A. Jevtic**	KiCad E.D.A. 9.0.7–unknown
Document	Designer
/AFE_BLOCK_0/SWITCH_CONTROLL/	Drawn by
	Checked by
	Last Mod. 2025–04–16
	File: SWITCH_CONTROLL.kicad_sch
	Sheet: 11 of 18
European Organization for Nuclear Research CH–1211 Genève 23 – Switzerland	A3