
CLOCK – 10 MHz -> PLL + 122.88 MHz VCXO -> LVDS to 8 tiles; SYSREF = PPS re-timed by CLK



Generated by gen_schematic.py – first-pass design, not released for fabrication

SENTINEL-UHF reference design

Sheet: /

File: SENTINEL_CLOCK.kicad_sch

Title: SENTINEL-UHF Clock & Timing Distribution (8 tiles)

Size: A2	Date: 2026-10-18	**Rev: A**
KiCad E.D.A. 10.0.3		Id: 1/1