


1. Von Neuman Architecture



- > All parts are controlled by control unit CPU and connected together by Bus
- > Data can pass through bus in half duplex mode to and from CPU
- > Memory holds program and data known as stored program concept.
- > Memory is split to small cells with the same size Their original members are called address members.

Advantages.

Control unit gets data & instruction in the same way from one memory. It simplifies design and development of the control unit.

Disadvantage.

- Serial Instruction processing doesn't allow parallel execution parallel execution are simulated later by OS

- one bus is bottle neck
- Instructions are stored in same way memory as data can be accidentally overwritten by an error in a program

Q. CISC - Complex Instruction Set computer.

CISC was developed to make compiler development easier and simple. CISC is complex instruction set computer.

RISC

RISC is designed to perform a smaller number of and types of computer instructions. It's a microprocessor that is designed to perform smaller number of computer instruction. RISC is Reduced Instruction Set Computer.

CISC

- > More set of instruction
- > More addressing mode
- > Minimum amount of RAM
- > Focus is on hardware to optimise
- > High power consumption
- > Not highly pipelined
- > Large code size

RISC

- > Lesser set of instruction
- > Lesser addressing mode
- > More amount of RAM
- > Focus is on software to optimize
- > Low power consumption
- > Highly pipelined
- > Small code size

3. There are four main types of numbering system.

> Binary number system (Base-2)

> octal number system (Base-8)

> Decimal number system (Base 10)

> Hexadecimal number system (Base 16)

Binary number system is used in operation of computer and to store data in computer.

The advantage of octal number system is that it has fewer digits when compared to several other systems hence there could be fewer computation errors.

The decimal number system is the system that we use in day to day life.


The hexa decimal number system is used in computer to reduce the large sized strings of binary system.

Number system helps in representing the numbers in a small symbol set. Binary numbers are mostly used in computer that use digits like 0 & 1 for calculating simple problems. The number system also help in conversion of one number system to another.

Conversion from one number system to another

To convert a number from one of the binary/octal/hexadecimal systems to one of other systems, we first convert it into decimal and then we convert it to required system by using below process.

Ex: 11110100.



$$11110100_{(2)} = 500_{(10)} //$$

$$500_{(10)} = 764_{(8)}$$

8	500
8	<u>62 - 4</u>
	7 - 6
	$\overrightarrow{\longrightarrow}$ $764_{(8)}$ //

$$500_{(10)} = 1F4_{(16)}$$

16	500
16	<u>31 - 4</u>
	1 - 15
	$\overrightarrow{\longrightarrow} \quad 15 \text{ in hexadimal is F} \quad : 1F4_{(16)}$ //

2	500
2	250 - 0
2	125 - 0
2	62 - 1
2	31 - 0
2	15 - 1
2	7 - 1
2	3 - 1
	1 - 1 11110100 ₍₂₎ //


4 Logical Shift and Arithmetic Shift or bit manipulation operation.

Logical Shift.


> A left logical shift of one position moves each bit to the left by one. The vacant least significant bit (LSB) is filled with zero and the most significant bit MSB is discarded.

A Right logical shift of one position moves each bit to right by one. The vacant least significant bit (LSB) is discarded and in place of MSB 0 is added.

Left logical shift




Right logical shift




Arithmetic shift

A left arithmetic shift of one position moves each bit to left by one. The vacant least significant bit (LSB) is filled with zero and most significant bit is discarded or should be carryforward.

left arithmetic shift



Right arithmetic shift of one position moves each bit to the right by one. The least significant bit is discarded and the vacant MSB is filled with value of previous MSB



5 Arithmetic operations are used to perform mathematical calculations. Logical operators are used to perform logical operations and include OR, AND. Boolean operations include AND, OR, XOR & NOT and can have one of two values true or false.

The arithmetic operations are Addition (+), Subtraction (-), multiplication (*), division (/) & exponential (^).

The three common logical operators are

* AND

* OR

* NOT

The logical operators are often used to create a test expression that controls program flow. This type of expression is also known as Boolean expression because they create a boolean answer or value when evaluated.

Truth tables.

The common way to show logical relationship is in truth table.

x	y	x and y	x or y
false	false	false	false
false	true	false	true
true	false	false	true
true	true	true	true

x	not x
false	true
true	false

Operator	meaning.	Example	Result
&	Logical AND	$(6 > 4) \& (7 > 5)$	false
	Logical OR	$(6 > 4) (7 > 5)$	True
!	Logical NOT	$!(6 > 2)$	True

7. Endianness is the order or sequence of bytes of a word of digital data in computer memory. Endianness is primarily expressed as

- * Big Endian (BE)
- * Little Endian (LE)


A big Endian system stores the most significant byte of a word at the smallest memory address and least significant byte of the word at the

largest memory address

A little Endian system store the least significant byte of the word at the smallest address and most significant byte of the word at the largest memory address.

Endianness may also be used to describe the order in which the bits are transmitted over a communication channel.

For ex: Big Endian in a communications channel transmits the most significant bit first



(a) Big endian

32 bit integer

0A 0B 0C 0D

memory

OD	a
0C	a+1
0B	a+2
0A	a+3
:	

(b) Little Endian

The two diagrams show how two computers use different endianness store a 32 bit integer with the value of 0x0A0B0C0D

In both cases the integer is broken into 4 bytes 0x0A 0x0B 0x0C 0x0D and are stored in four sequential bytes location in memory starting with the memory location with address a, a+1, a+2, a+3 the difference

The diagram (a) shows a computer using Big Endian. This starts the storing of the integer with MSB 0x0A at the address a & ends with LSB 0x0D at address a+3

The diagram (b) shows a computer using little endian. This starts the storing of the integer with

the LSB ox0D at address a 9 ends with the MSB ox0A at address a+3

Since each computer uses its same endianness to both store and retrieve the integer the result will be same for both computers. Issues may arise when memory is addressed by bytes instead of integers when memory contents are transmitted between computer with different Endianness.

8. Virtualisation is technology that lets you create useful IT services using resources that are traditionally bound to hardware.

Types of Virtualisation

* Presentation Virtualisation

It's an application delivery method that delivers desktops or application from a shared server. This enables access to client application from a central server that is connected with clients. This initiates a presentation instance. The only resources shared with the client is the graphical user interface as well as the mouse/keyboard.

* Virtual desktop Infrastructure (VDI)


Sharing similarities with present virtualisation
VDI Solutions are also a remote display protocol
that hosts centrally managed virtual mechanism
that client pc's are connected to one-to-one network

* Application virtualisation

It is capable of allowing applications to run
in environments that are foreign to them, for example
Wine allows Microsoft Windows apps to run on
Linux. By establishing a common software baseline
across multiple computers within an organisation
application. Virtualisation also reduces system integrat-
ion and administration cost. Finally it enables
simplified operating system migrations, whereby
application can be transferred to removable media
or between computers without having to install them
effectively becoming portable software.

1. Continue

Harvard Architecture



- memory from data is separated from memory from instruction
- since it has two memories , this allows parallel access to data & instructions.
- development of the control unit is expensive & needs more time
- data and instruction are accessed the same way
- Both memory can use different cell sizes

3. With a neat diagram explain ARM1 architecture
Features used

- Load/Store Architecture
- Fixed length 32 bit instructions
- 3 address instruction format

ARM process is a 32 bit architecture most ARM's implementation two instruction sets


- 32 bit ARM instruction set

- 16 bit Thumb instructions.

→ Von Neumann Architecture

→ 3 stage pipeline - fetch, decode, execute

→ 32 bit databus.



- 32 bit Adder Buil.
- 37-32 bit registers
- 32 bit ARM instruction set
- 16 bit Thumb instruction set
- 32x8 multiplier
- Barrel shifter

Data-types

ARM processor supports 6 data types.

- 8 bits signed and unsigned bytes
- 16 bit signed & unsigned half word aligned on 2 byte boundaries
- 32 bit signed and unsigned half words

ARM instructions are all 32 bit words aligned
Thumb instructions are half words, aligned on 2 byte boundaries

Internally all arm operations are on 32 bit operands
The shorter data types are only supported by data transfer instruction when a byte is loaded from memory
its zero or signed extended to 32 bits

ARM coprocessor supports floating point values.

4. with a neat diagram explain the programming model of ARM

- A processor instruction set defines the operations that the programmer can use to change the state of the system incorporating the processor
- This state usually comprises the value of data items in the processor's visible registers and system memory
- Each instruction can be viewed as programming a defined transformation from the state before the instruction is executed to the state after it has completed
- When writing user level programs, only the 15 general purpose 32 bit registers (r₀ to r₁₄), the program counter (r₁₅) & CPSR need to be considered. The remaining registers are used only for system level programming & for handling exceptions.

Processor models.

CPSR[4:0]	mode	use	Registers
10000	user	Normal user code	User
10001	FIQ	Processing fast interrupt	-fiq
10010	IRQ	Processing std interrupt	-irq
10011	SVC	Processing Software interrupt	-sve
10111	Abort	processing memory faults	-abt
11011	undf	Handling undefined instruction	-und
11111	System	Running privileged OS	use

CPSR

r₀r₁r₂r₃r₄

use

r₅r₆r₇r₈r₉r₁₀r₁₁r₁₂r₁₃r₁₄r₁₅

CPSR

	FIQ	IRQ	SVC	und	Abort
r ₈	r ₈				
r ₉	r ₉				
r ₁₀	r ₁₀				
r ₁₁	r ₁₁				
r ₁₂	r ₁₂				
r ₁₃	r ₁₃ (sp) r ₁₃ (sp)	r ₁₃ (sp)	r ₁₃ (sp)	r ₁₃ (sp)	r ₁₃ (sp)
r ₁₄	r ₁₄ (lr) r ₁₄ (lr)	r ₁₄ (lr)	r ₁₄ (lr)	r ₁₄ (lr)	r ₁₄ (lr)
CPSR	SPSR	SPSR	SPSR	SPSR	SPSR

- * most programmers operate in use mode ARM has other privileges operating modes which are used to handle exceptions, supervisor calls & system mode

- more access rights to memory systems and to processor
- current operating mode is denoted by CPSR[4:0]

Supervisor mode

- > having some protecting privileges
- > System level function can be accessed through specified supervisor calls.
- > usually implemented by software interrupt
- > Each mode can access
 - a particular set of R0-R5 registers
 - stack pointer, R14-link register
 - program counter (PC)
 - current program status register (CPSR)

5. with neat diagram explain the programming model of Thumb.

- > The thumb instruction set is a subset of the ARM instruction set & instruction operate on a restricted view by of ARM register
- > The instruction set gives full access to the eight 'lo' general purpose registers r0 to r7, & makes extensive use of r13 and r15 for special purpose
- > r13 is used as stack pointer
- > r14 is used as link register

- r15 is the program counter
- Then uses follow very closely the way the registers are used by the ARM instruction set. Through the use of r13 as a stack pointer in ARM code is purely a software convention whereas in thumb code it is somewhat hard coded. The remaining registers (r9 to r12 and the CPSR) have only restricted access.
- A few instructions allow the 't' registers (r8 to r15) to be specified.
- The CPSR code flags are set by arithmetic & logical operation and control conditional branching.
- All thumb instruction are 16 bit long. They map onto ARM instruction so they inherit many properties of the ARM instruction set.
- The load-store architecture with data processing, data transfer & control flow instructions.
- Support for 8-bit byte, 16-bit half word and 32-bit word data types where 3 half words are aligned on 2 byte boundaries and word are aligned on 4-byte boundaries.
- A 32-bit unsegmented memory.

r_0	7
r_1	
r_2	
r_3	
r_4	
r_5	
r_6	
r_7	
r_8	
r_9	
r_{10}	11
r_{11}	
r_{12}	
$SP(r_{13})$	
$LR(r_{14})$	<u>CPSR</u>
$PC(r_{15})$	

Lo register

Hi register

CPSR

→ However in order to achieve a 16 bit instruction length a number of characteristic features of the ARM instruction set have been abandoned

- most thumb instruction are executed unconditionally
- most thumb data processing instruction use a 2-addr format & the destination register is same as one of the source registers.
- Thumb instruction formats are less regular than ARM instruction format are less regular than ARM instruction format as a result of dense encoding

Q. With a neat diagram, Explain the three stage pipeline of ARM.

- The principle components of ARM organisation are:
 - The register bank, stores the program code. It has two read ports and one write port which can each be used to access any register plus an additional read port & an additional write port that give special access to R_{15} , the program counter.
 - The barrel Shifter, which can shift or rotate one Operand by any number of bits
 - The ALU which performs the arithmetic & logic functions required by the instruction set function
 - The address registers and incrementer, which selects & hold all memory address and generate sequential address when required.
 - The data registers which hold data passing to and from memory
 - The data registers which hold data
 - The Instruction decoder & associated control logic




The 3 Stage pipeline:

ARM processor upto ARM7 employ a simple 3 stage pipeline with the following pipeline stages:

Fetch: The Instruction is fetched from memory & placed in instruction pipeline.

- decode:** The Instruction is decoded and the data path control signals prepared for the next cycle. In this stage the instruction 'owns' the decode logic but not data path.
- Execute:** The instruction own a data path. The register bank is read, an operand shifted; the ALU result generated & written back into a destination register.
- At any point of time, three different instruction may occupy each of these stages. So the hardware in each stage has to be capable of independent operation.

When the processor is executing simple data processing instruction the pipeline enables one instruction to be completed every clock cycle. An individual instruction takes 3 clock cycle latency, but the throughput is one instruction per cycle.



Instruction

Time taken for one instruction to pass through 3 stage pipeline




fig ARM multicycle instruction 8 Stage pipeline operation

- The figure shows a sequence of single cycle ADD instruction with a data store instruction, STR occurring after the first ADD. The cycles that access main memory are used in every cycle.
- The datapath is likewise used in every cycle, being involved in all the execute cycles the addition calculation & the data transfer.
- The decoding logic is always generating the control signals for data path to use in the next cycle. So in addition to the explicit decode cycle it is also generating the control for data transfer during the addition calculation.

Cycle of STR.

This is the 9 instruction sequence, all parts of the program are active in every cycle & the memory limiting factor, defining the number of cycles the sequence must take

- 7 With a neat diagram, explain CPSR register.



Fig: ARM CPSR format

- Ans
- The CPSR is used in user level program to store the condition code bits - These bits are used for ex, to record the result of a comparison operation & to control whether or not a conditional branch is taken.
 - The bits at the bottom of register control the processor mode.

CPSR [4:0]	mode	un	Registers	Registers
10000	User	Normal user code	user	user
10001	FIQ	Processing fast interrupt	-fiq	
10010	IRQ	Processing standard interrupt	-irq	
10011	SVC	Processing memory fault	-sve	
10111	Abort	Handling undefined instruction trap	-abt	
11011	Undif		-undf	
11111	System	Running privileged OS tasks	user	

the instruction set & T interrupt enables 'S' & 'F' are protected by user level program.

- The condition code flags are in top four bits of the register & have the following meanings.
- N: negative : The last ALU operation which changed the flag produced a negative result.
- Z: zero: the last ALU operation which changed the flags produced a zero result.
- C: carry : The last ALU operation which changed flags generated a carry out either as a result of an arithmetic operation in the ALU or from the shift.
- V: overflow: The last arithmetic ALU operation which changed the flags generated an overflow into the sign bit.

Q) Explain the seven different modes of ARM

- Mode changes can be made under software control or can be caused by external interrupts or exception processing.

Most application programs run in execution mode. While process is in user mode, the program being executed is unable to access to some protected system resources or to change mode, other than by causing an exception to occur. This allows a suitably written OS to control the use of system resources.

The modes other than user mode are known as privileged modes. They have full access to system resources & can change mode freely. Five of them are known as exception modes: FIQ (Fast interrupt), IRQ (Interrupt) Supervisor, Abort & undefined, IAR (Interrupt). These are entered when specific exception occurs.

The remaining mode is System mode, it's not entered by any exception & has exactly the same registers available as user mode. However it's a privileged mode & is therefore not subject to the user mode restrictions. User mode is the usual arm program executes on state and is used for executing most application programs.

- Fast interrupt (FIQ) mode supports a data transfer or channel process.
- Interrupt mode is used for general purpose interrupt handling.
- Supervisor mode is privileged mode for the OS.
- Abort mode is entered after data or instruction prefetch abort.
- System mode is privileged user mode for OS.
- we can only enter System mode from another privileged mode by modifying the mode bit of CPSR.
- undefined mode is entered when an undefined instruction is executed.

- modes other than user mode are collectively known as privileged mode. Privileged modes are used to handle interrupt or exceptions or to access protected resources.

Q. Explain the nomenclature in ARM

ARM was originally from Acorn Computer Ltd.
First RISC processor for commercial use - ARM7 TDMI processor.

32 bit processor advanced Machine.

-T → Thumb Architecture Extension

D → Debug extension.

M → Enhanced Extension

I → In-circuit Emulation.

ARM {x} {y} {z} TDMI {E} {J} {F} {r}

x → Series

y → synthesizable version.

y → memory management unit

z → cache

T → Thumb 1c bit decoder.

D → JTAG debugger

M → fast multipliu

E → Embedded ICE

J → Enhanced Instruction for DSP

J → Java acceleration by Jagaille.

F → Floating point


Q. What is JTAG? Explain the JTAG State diagram.

JTAG has become a standard in embedded systems. It's available in nearly every microcontroller and FPGA on the market. If we have programmed a microcontroller there is a strong chance that we have used JTAG or the related standard.

JTAG is Joint test action group. is an Industry standard for verifying designs and testing printed circuit boards after manufacture.

The operation of the test interface is controlled by Test Access Port (TAP) controller. This is a state machine whose state transitions are controlled by TMS.

All states have two exits so the transition can be controlled by one signal, TMS - the two main paths in the state transition diagram control the operation of data register (DR) & instruction register (IR).



The normal operation of JTAG test system is to enter an instruction which specifies the sort of test to be carried out next & the data register to be used for the test into the instruction register & then to use the data register do carry out the test.

Instruction may be public or private. Public Instruction are declared and available for general test use, & the standard specifies a minimum set of public Instruction that must be supported by all devices that comply with the standard. Private Instruction are specialized on chip but proposed and the standard doesn't specify how these should operate or how they should be used.

The interface works with 5 dedicated signals which must be provided on each chip that supports the test standard.

- TRST is a test reset input which initializes test interface
- TCK is test clock which controls the timing of the test interface independent from any test clock.
- TMS is the test mode select which controls the operations of the test interface state machine.
- TDI is the test data input line which carries the sampled values from the boundary scan chain & propagates data to the next chip in the serial test circuit.

11. what is single tasking . Give example of processor with MMU support

single tasking means doing one task at a time with as little disturbance & interruption as possible.

Microcontrollers are known as computer on chip. They are designed to perform a single task only because its processing power as well as memory is not suitable for installing an OS.

12. what is MMU? why MMU is required ? Give example of MMU support

→ The memory can be defined as a collection of data in a specific format. It used to store instruction and processed data. The memory comprises a large array or group of words or bytes. Each with its own location. The primary motive of a computer system is to execute programs. These programs along with information by access should be in the main memory during execution. The CPU fetches the instruction from memory according to the value of PC.

The main memory is central to the operation of a computer. Main memory is a large array of words and bytes ranging in size from hundreds to thousands to billions. Main memory is a repository of rapidly available info shared by CPU & I/O devices.

main memory is the place where programs and info are kept when the processor is effectively utilizing them. Main memory is associated with the processor is extremely fast. Main memory is also known as RAM, which is volatile memory. RAM eats its data when power except -ion occurs.

Memory Management

In a multiprogramming computer the os resides in a part of memory & several task is used by multiple processes. The task of subdividing the memory among different process is called as memory management. Memory management is a method in o to manage operation between main memory and disk during process execution. The main aim of memory management is to achieve efficient utilization of memory.

Memory management is required to

- allocate and deallocate the memory before and after process execution
- To keep trace of used memory space by process.
- To minimize fragmentation issues.
- For proper utilization of main memory
- To maintain data integrity while executing of process.

Ex: IBM system / 360 model 67, IBM system 7370.

ARM:

ARM architecture based application processor implement an mmu defined by ARM's virtual memory system architecture. The current architecture defines PTE's for describing 4KB and 64 KB pages. 1MB sections & 1 MB super section. Legacy version also defined 1KB tiny space.

Q) Write a C program to find the endianness of a given number.

⇒ Program :

```
#include <stdio.h>
int main(void)
{
    unsigned int value = 0x11223344;
    char *r = (char *) & value;
    int i;
    for (i = 0; i < 4; i++)
    {
        printf("Address of 0x%.x = %.d \n", r[i], &r[0]);
    }
    return 0;
}
```

program 2

```
#include <stdio.h>
```

```
int main(void)
```

```
{
```

```
    unsigned int value = 0x1;
```

```
    char *r = (char *) & value;
```

```
    if (*r == 1)
```

```
        printf ("your system is little Endian\n");
```

```
    else
```

```
        printf ("your system is Big Endian\n");
```

```
    return 0;
```

```
}
```

Q Explain bit, byte, Nibble, Half word, word

→ Binary values are often grouped into a common length of 1's & 0's. This number of digits is called the length of a number. Common bit lengths of binary numbers include. bits, nibble, byte, Each 1 or 0 in a binary number is called a bit

- A group of 4 bits is called a nibble.

- A group of 8 bits make a byte

length	name	example
1	bit	0
4	nibble	1011
8	word/Byte	10111010
16	half word	1011101010111010

word is another length that gets thrown out from time to time. Word is much less sounding & more ambiguous. The length of a word is usually dependent on a architecture of a processor. It could be 16 bits, 32 bits, 64 or even more. The terms half word or single word are often used in contemporary computing to refer to common word sizes relative to a 32 bit base word size.
 half word = 16 bits
 word = 32 bits.

16. Explain the word align & halfword align in ARM memory.

→ Different processor have different definition of word. For 32 bit processor a word is 32 bit (4 byte) as the name implies, a half word is 16 bit for a 16 bit processor, a word is 16 bits (2 bytes), for 8 bit processor word is 8 bits.

word alignment.: The word address are adjacent & can be divided by 4, the last two digits are 00.

Half word alignment.: The word address are adjacent & can be divided by 2, that is the last bit is 0.

ARM instruction requires 32 bit ARM instructions that must be word aligned & stored in memory & 16 bit thumb instruction required half word aligned and stored. Therefore in ARM state the value of R15 is always divisible by 4, that is lowest 2 bits of R15 register are always 00. In the thumb state, the value of R15 is always divisible by 2, which is the lowest bit of R15 register always 0. One word consists of one or more bytes. ie usually integer bits of bytes.

17 Explain the Software tools involved in processing the C source file with neat diagram.

→ Software development for ARM is supported by a coherent range of tools development by ARM & ^{these are} ~~coherent range of~~ many third party & public domain tools available such as an ARM backend for the gcc C compiler.




Fig: Structure of ARM cross-development Tool kit

ARM C compiler: It uses the ARM procedure call standard for all externally available functions.

ARM assembly: It's a full macro assembler which produces ARM object format output that can be linked with output from C compiler.

The linker: The linker takes one or more object files & combines them into an executable program.

ARMJd: The ARM symbolic debugger is a front end interface to assist in debugging programs running either under emulator or remotely on a target system such as ARM development board.

ARMulator: The ARM emulator is a set of programs that models the behaviour of various ARM processor cores in software on a host system.

Q) Explain the following addressing modes in ARM

a) Three address

b) Two address

c) Single Address instruction with respect to ARM

→ Sequence of instructions form a program to perform a specific tasks.

→ Opcode field → Specifies how data manipulated
 2 components → Address field → Specifies the data location.

When data to be read from or stored into, two or more address field may have one or more than one address.

* Three address Instructions.

* Two address Instructions.

* One address Instructions.

* Two address Instructions.

processor can execute an instruction only if it is represented in binary sequence.

Unique binary sequence pattern must be assigned. This process is called op-code encoding.

One address Instruction

This uses an implied accumulator register for data manipulation and the other is in the register or memory location. Implied means that the CPU already knows that one operand is in the accumulator so there is no need to specify it.

Ex: LDR addr.

Acc \leftarrow (addr)

Two address Instruction:

There is two two address can be specified in the instruction. In the one address instruction the result was stored in the accumulator, then the result can be stored in different location i.e., register or memory location. But requires more number of bit to represent the address.

Ex: MOV R1, R2

R1 \leftarrow [R2]

Three address Instruction:

This has three address field to specify a register or memory location. Program created are much shorter in size, but number of bits per instruction increase. Program

created are much short in size but number of bits per instruction increase. These instructions make creation of programs much easier but it doesn't mean that program will run much faster because now instruction only contains more info but each micro operation will ^{be performed} contain more in one cycle only ex: ADD R3, R1, R2 R3 = R1 + R2
 R_3


19 Explain the LPC 2148 MC with block diagram.

→ Features

- > 16 bit/32 bit ARM7TDMI-S MC
- > 8KB to 40KB of on chip static RAM.
- > 32 KB to 512 KB of on chip flash memory
- > 128 bit wide interface/accelerator enables 60MHz high speed operations.
- > In system programming / In application programming via onchip boot loader software.
- > USB 2.0 full speed device controller with 2KB of end point RAM.
- > Single 10 bit DAC provides variable analog output.
- > Two 32 bit timer/external event counter, PWM unit & watch dog timer.
- > Low power real time clock (RTC) with independent power and 32kHz clock input.
- > upto 21 external inputs/Interrupt pins available.
- > The onchip integrated oscillator operates with an external

Crystal from 1 MHz to 25 MHz

Single power supply with POR, BOD circuit CPU
Operating range of 3.0 V to 3.6 V



Q. Explain the LPC 2148 MC GPIO pins.

→ GPIO - general purpose input / output.

A 32 bit register used to select the function of the pin in which the user needs it to operate. There are four functions for each pin of the controller, which the first function is GPIO. It means that the pins can either act as an input or output with no specific function.

There is totally 3 PIN registers in LPC2148 controller in order to control the functions of the pins in the respective ports. The classification is given below.

PINSEL0 - controls functions of PORT 0.0 - PORT 0.15

PINSEL1 - controls functions of PORT 0.16 - PORT 0.31

PINSEL2 - controls functions of PORT 1.16 - PORT 0.31

when the 00 of 32 bit register, are GPIO configuration

00	GPIO Port 0.0
01	TXD (UART)
10	PIOm1
11	Reserved

LPC 2148 has a 32-bit GPIO port. A total of 30 I/O & a single output only pin out of 32 pins are available on Port 0. Port 1 has upto 16 pins available for GPIO functions. PORT 0 & PORT 1 are controlled via a group of 4 registers.

* IOPIN * IORESET * IODIR * IOCLR

IOPIN: This register provides the value of port pin that are configured to ^{perform} program only digital function. The register will give the logic value of pin regardless of whether the pin is configured for input or output or as GPIO or can alternate digital functions.

IOSET: This register is used to produce a HIGH level output at port pins configured as GPIO in an output mode. Writing 1 produces a HIGH level at the corresponding port pins. Writing 0 has no effect. If any pin is configured as an input or a secondary function, writing 1 to the corresponding bit in the IOSET has no effect.

IODIR: This word accessible reg is used to control the pins when they are configured as GPIO port pins. Direction bit for any pin must be set according to the pin functionality.

IOCLR: This register is used to produce a low-level output at port pins configured as GPIO in an o/p mode. Writing 1 produces a low level at the corresponding port pins & clear the corresponding bit in IOSET register. Writing 0 has no effect. If any PIN is configured as an input or a secondary function writing to IOCLR has no effect.

Q1 Explain the LPT2148 with a neat diagram & explain Baud rate & Bit Rate. Explain the calculations.

→ Baud: How many times a signal changes per second

Bit: - How many bits can be sent per time unit (usually per second)

Bit rate is controlled by baud & number of signal levels.

Baud rate:


→ Number of times line changed per second

→ Bit Baud rate by 4 (4 changes per second)

→ 1 bit per line be 2

→ Bit rate = 8 bits per second

→ Bit rate = 2 × Baud rate in this example



→ one second

→ Baud rate defines the switching of signal

→ Bit rate defines the rate at which info flows across a data line measured in bits/second

An analog signal carries 4 bits in each signal unit. If 1000 signal units are sent per second, find the Baud rate & the bit rate.

1 Bit → 1 Symbol

Bit rate \rightarrow Baud rate

\downarrow
1000

1000 = Baud rate
bauds/su

Bit rate = $1000 \times 4 = 4000$ bps.

If Bit rate (or data rate) is "b"

Baud rate (or symbol rate) is "s"

$$b = s \times n$$

b \rightarrow data rate (bits per second)

s \rightarrow symbol rate (symbol/su)

~~n~~ \rightarrow no of bits per second

If $n=1$, Baud rate = Bit rate

$n=4$, Bit rate = $4 \times$ Baud rate

Q2. With a neat diagram, explain working & features of SPI protocol

- SPI is synchronous dual communication interface specification used for short distance communication.
- It was developed by Motorola.
- SPI devices communicate in full duplex using a master-slave architecture usually with single master.
- The master device originates the frame for reading and writing.
- SPI is called a four wire serial Bus, contrasting with three, two or one wired serial Bus.

The SPI may be accurately described as a synchronous serial interface.




Fig: Single Master to Single Slave.

Q3 In SPI with a neat diagram explain CPHA & CPOL usage.

→ CPOL determines the polarity of the clocks. The polarity can be converted with a simple inverter.
 $CPOL=0$ is a clock which idles at 0, & each cycle consists of a pulse of 1, leading edge - rising edge & trailing edge - falling edge.
 $CPOL=1$ is a clock which idles at 1 & each cycle consists of a pulse of 0, leading edge - falling edge & trailing edge - rising edge.

$CPHA=0$ the "out" side changes date on trailing edge of the preceding clock cycle, while the "in" side captures the date on the leading edge of the clock cycle.

$CPHA=1$ the "out" side changes the data in the leading edge of clock cycle, while "in" side captures the date on the trailing edge of clock cycle.

CPOL=0

CPOL=1

CPMA=1

CPMA=0

SCK CPOL=0

CPOL=1

SJ

cycle

MISO

CPHA=0

MOSI

cycle


CPHA=1

MISO


MOSI

Q6. with a neat diagram Explain the pull-up, pull-down register concept of arbitration in I2C

- I2C is designed for multi-master purpose. This means that more than one device can initiate transfer.
- Bus arbitration occurs when 2 or more masters start a transaction at same time.
- The I2C bus was originally developed as a multimaster bus this means that more than one device initializing transaction can be active in the system.
- When using only one master on the bus there is no risk of captured data except if a slave device is malfunctioning or if there is a fault condition involving in the SDN / scl bus.
- When MCU issues a start condition & sends the address. all slave will listen. If the address doesn't match the address of CPU this device has to hold back any activity until the bus becomes idle again after stop condition.
- As long as two MCUs monitor what is going on the bus and as long as they are aware that a transaction is going on because that last issued command was not STOP there is no problem.



Q5 with a neat diagram Explain the pull up & pull down register



Pull up Resistor :-

It's used to establish an additional loop over the critical component while making sure that voltage is well defined even when the switch is open.

It's used to ensure that a wire is pulled to a high logic level in the absence of an input signal. pull up resistor which a fixed value was used to connect the voltage supply & a particular pin in the digital circuit.

Pull down Resistor :

A pull down resistor is used to ensure that input to the logic system settle at expected logic level whenever the external device are disconnected or of high impedance. It ensures that the wire is at a defined low logic level when there are no active connection with other device. The pull down resistor holds

the logic signal near to zero volt when no other active device is connected.


27 what is clock stretching. Clock stretching in I₂C

- It allows an I₂C slave device to force the master device into a wait state. A slave device may perform clock stretching when it needs more time to manage data such as store received data or prepare the transmit another byte of data.

Clock stretching in I₂C devices can slow down communication by stretching SCL. During an SCL low phase any I₂C device on the bus may additionally hold down SCL to prevent it to rise again enabling them to slow down the SCL clock rate or to stop I₂C communication for a while. This is also referred to as clock synchronization.

In an I₂C communication the master device determines the clock speed which relieve master and slave from synchronization exactly to a predefined Baud rate.

28. Explain working of DB9 pins & handshaking with the modem



Pin	Signal	Signal Name	DTE Signal Direction
1	DCD	Data carrier detect	In
2	RXD	Receive data	In
3	TXD	Transmit data	Out
4	DTR	data terminal ready	Out
5	GND	Ground	-
6	DSR	Data set ready	In
7	RTS	Request to Send	Out
8	CTS	Clear to Send	In
9	RI	Ring Indicator	In

Handshaking modem:

A modem handshake is what occurs when the receiving modem answers the phone call & two modems begin to communicate.


Before anything else happens the modem must evaluate the quality of the line negotiate error control protocols & data compression that they can both recognise & work-out what the most suitable connection speed should be based on the conditions. This process is called a handshake.

29 Explain RS232 connection with a Mc

→ Several devices collect data from sensors & need to send it to another unit like a computer for


further processing. Data transfer/communication is generally done in two ways is fast & uses more number of lines.

Digital communication on other hand use only one or two data lines to transfer data and is generally used for long distance communication. In serial communication in digital communication the data is sent as one bit at a time.



An important parameter considered while interfacing signal port is the baud rate which is the speed at which data is transmitted digitally. It can be set to transmit and receive digital data at different baud rates using software instructions.

20. Explain the frame format in UART communication.



Baud rate: It is a data transmission referred to the number of symbols transferred per second. A symbol is a group of a fixed number of bits.

Data framing: UART transmit data in packets. Each data packet may contain Start Bit, 5-9 data bits, an optional parity bit & 1-2 bit STOP bit.

START bit: When there is no data transmission the UART transmission time is held at high voltage. To transition acts as the START bit.

Data frame: The data bits are usually 5 to 8 in number. If no parity bit is used, it can be 9 bit long. In general case the LSB of the data is transmitted first.

Parity Bit:

The parity bit is used to indicate the change in data transmission. The reason for the change is data mismatched band rates, electromagnetism or long data once data transfer.

STOP bit: To mark the end of data packet the sending UART drive the data transmission line from low

voltage to a high voltage for a minimum of two bit duration.

g) Explain the differences.

a) Serial v/s parallel

Serial

parallel

- * data is transmitted bit wise * data is transmitted simultaneously through group of lines in a single line
- * Data congestion take place * No data congestion.
- * Low speed transmission * High speed transmission.
- * Implementation of serial lines * Parallel data lines are easily is not an easy task.
- * no crosstalk problem * Implemented as hardware.
- * The bandwidth of serial will * Bandwidth of parallel will is much higher.
- * Crosstalk occurs between parallel lines.
- * Bandwidth of parallel will is much lower.

b) Analog v/s digital

Analog

digital

- * Transmitted modulated signal * Transmitted signal is digital is analog in nature.
- * Amplitude frequency or phase variation in the transmitted signal represent the info of * Amplitude width or position of transmitted pulse is transmitted in the form of code words.

- * Noise immunity is poor for FM & PM
- * Coding is not possible
- * FDM is used for multiplexing
- * Analog modulation systems are AM, FM, PM, PAM, PWM
- * Noise immunity is excellent
- * Coding techniques can be used to detect & correct errors
- * TDM is used for multiplexing
- * Digital modulation systems are PCM, PPM, ADM, DPCM.

c) Synchronous vs Asynchronous

Synchronous

Asynchronous


- | | |
|--|--|
| * Communicated in realtime | * not communicated in realtime |
| * creates interrupt in a orderly | * eliminates interrupts |
| * sends & receives data on same clock frequency | * sends and receives data on different clock frequency |
| * faster | * slower |
| * There is no overhead of extra start & stop bit | * uses start & stop bit |
| * uses constant time interval | * uses random or irregular time interval |
| * used in chat rooms & videos | * used in emails |

Q4. With a neat diagram explain the features of I₂C & its working.

- * I₂C communication is the short form of Inter Integrated Circuits.
- * It's a communication protocol developed by Philips Semiconductor for the transfer of data between central processor and multiple IC's on the same circuit board using just two common wires.

Features:

- > Only 2 common bus lines (wires) are required to control any device/IC on I₂C network.
- > Use 7 bit addressing system to target specific device/IC on I₂C bus.
- > I₂C network are usually easy to scale. New devices can simply be connected to the two common I₂C bus lines.
- > I₂C bus consists of just two wires and are named as Serial clock line (SCL) & serial data line (SDA). The data to be transferred is sent through SDA line & is synchronized with clock signal from SCL. All the devices on the I₂C network are connected to the same SCL & SDA lines.



- Both the I₂C Bus lines (SDA, SCL) are operated as open drain driver. It means that any device on I₂C network can drive SDA and SCL low, but they cannot drive them high. So a pull up resistor is used for each bus line to keep them high by default.

Masters and Slave devices :

The devices connected to I₂C bus are categorized as either master or slave. At any instant of time only a single master stays active on the I₂C bus. It controls the SCL clock line and decides what operation's to be done on the SDA data line.

All devices that responds to instructions from this master device are slaves. For differentiating between multiple slave devices connected to the same I₂C bus, each slave device is physically assigned a permanent 7 bit address.

Working

An I²C communication is initialised by a master device either to send data to a slave device or to receive data from it.

- * Writing data to a slave device.
 - The master device sends the start condition.
 - The master sends the 7 address bits which corresponds to the slave device to be targeted.
 - The master device sets the read/write bit to '0' which signifies a write.
 - Now 2 scenarios is possible:
 - If no slave device matches with the address sent by the master device, the next ACK/NACK bit stays at '1' (default). This signals the master device that slave device identification is unsuccessful.
 - If slave device exists with same address as the one specified by master device. That next ACK/NACK bit stays at '1' (default) the slave device sets ACK/NACK bit to '0' which signals the master device that slave device is successfully targeted.

* Reading data from slave:

- The master device sets the Read/write bit to '1' instead of 0, which signal the targeted slave device that the

master device is expecting data from it.

- The 8 bits corresponding to the data block are sent by the slave device and the ACK/NACK bit is set by the master device.
- Once the required data is received by the master device, it sends a NACK bit. Then the slave device stops sending data & releases the SDA line.