Hdmi 2 USB

Generated by Doxygen 1.8.1

Sat Oct 13 2012 23:42:27

Contents

1	Desi	ign Unit	Index		1
	1.1	Design	Unit Hiera	archy	1
2	Desi	ign Unit	Index		3
	2.1	Design	Unit List		3
3	File	Index			5
	3.1	File Lis	st		5
4	Clas	s Docu	mentation		7
	4.1	Behavi	oral Archit	ecture Reference	7
		4.1.1	Member	Function Documentation	8
			4.1.1.1	PROCESS_1	8
			4.1.1.2	PROCESS_10	8
			4.1.1.3	PROCESS_11	8
			4.1.1.4	PROCESS_12	8
			4.1.1.5	PROCESS_2	8
			4.1.1.6	PROCESS_3	8
			4.1.1.7	PROCESS_4	8
			4.1.1.8	PROCESS_5	8
			4.1.1.9	PROCESS_6	8
			4.1.1.10	PROCESS_7	8
			4.1.1.11	PROCESS_8	8
			4.1.1.12	PROCESS_9	8
		4.1.2	Member	Data Documentation	8
			4.1.2.1	busEppData	8
			4.1.2.2	busEppIn	8
			4.1.2.3	busEppOut	8
			4.1.2.4	clkMain	8
			4.1.2.5	cntr	9
			4.1.2.6	ctlEppAstb	9
			4.1.2.7	ctlEppAwr	9

ii CONTENTS

		4.1.2.8	ctlEppDir	9
		4.1.2.9	ctlEppDstb	9
		4.1.2.10	ctlEppDwr	9
		4.1.2.11	ctlEppWait	9
		4.1.2.12	ctlEppWr	9
		4.1.2.13	regData0	9
		4.1.2.14	regData1	9
		4.1.2.15	regData2	9
		4.1.2.16	regData3	9
		4.1.2.17	regData4	9
		4.1.2.18	regData5	9
		4.1.2.19	regData6	9
		4.1.2.20	regData7	9
		4.1.2.21	regEppAdr	9
		4.1.2.22	regLed	9
		4.1.2.23	stEppArdA	9
		4.1.2.24	stEppArdB	9
		4.1.2.25	stEppAwrA	9
		4.1.2.26	stEppAwrB	9
		4.1.2.27	stEppCur	9
		4.1.2.28	stEppDrdA	9
		4.1.2.29	stEppDrdB	9
		4.1.2.30	stEppDwrA	9
		4.1.2.31	stEppDwrB	9
		4.1.2.32	stEppNext	9
		4.1.2.33	stEppReady	10
4.2	calc_re	es Enum R	deference	10
	4.2.1	Detailed	Description	10
	4.2.2	Member	Function Documentation	10
		4.2.2.1	PROCESS_0	10
	4.2.3	Member	Data Documentation	10
		4.2.3.1	rst_n	10
		4.2.3.2	pclk_q	10
		4.2.3.3	vsync_q	10
		4.2.3.4	hsync_q	10
		4.2.3.5	de_q	10
		4.2.3.6	pclk_risingedge	10
		4.2.3.7	hsync_risingedge	10
		4.2.3.8	vsync_risingedge	10
		4.2.3.9	de_risingedge	10

CONTENTS

	4.2.3.10	clk		10
	4.2.3.11	de		10
	4.2.3.12	hsync		10
	4.2.3.13	vsync		10
	4.2.3.14	resX		11
	4.2.3.15	resY		11
	4.2.3.16	pclk		11
	4.2.3.17	resX_q		11
	4.2.3.18	resY_q		11
chnlbo	nd Enum F	Reference		11
4.3.1	Member	Function Documentation		11
	4.3.1.1	PROCESS_19		11
	4.3.1.2	PROCESS_20		11
	4.3.1.3	PROCESS_21		11
	4.3.1.4	PROCESS_22		11
	4.3.1.5	PROCESS_23		11
	4.3.1.6	PROCESS_24		11
	4.3.1.7	PROCESS_25		11
	4.3.1.8	PROCESS_26		11
	4.3.1.9	PROCESS_27		12
4.3.2	Member	Data Documentation		12
	4.3.2.1	clk		12
	4.3.2.2	rawdata		12
	4.3.2.3	iamvld		12
	4.3.2.4	other_ch0_vld		12
	4.3.2.5	other_ch1_vld		12
	4.3.2.6	other_ch0_rdy		12
	4.3.2.7	other_ch1_rdy		12
	4.3.2.8	iamrdy		12
	4.3.2.9	sdata		12
	4.3.2.10	CTRLTOKEN0		12
	4.3.2.11	CTRLTOKEN1		12
	4.3.2.12	CTRLTOKEN2		12
	4.3.2.13	CTRLTOKEN3		12
	4.3.2.14	rawdata_vld		12
	4.3.2.15	wa		12
	4.3.2.16	ra		12
	4.3.2.17	we		12
	4.3.2.18	dpfo_dout		12
	4.3.2.19	rcvd_ctkn		12
	4.3.1	4.2.3.11 4.2.3.12 4.2.3.13 4.2.3.15 4.2.3.16 4.2.3.17 4.2.3.18 chnlbond Enum 4.3.1 Member 4.3.1.1 4.3.1.2 4.3.1.3 4.3.1.4 4.3.1.5 4.3.1.6 4.3.1.7 4.3.1.8 4.3.1.9 4.3.2 4.3.2.1 4.3.2.2 4.3.2.3 4.3.2.4 4.3.2.5 4.3.2.6 4.3.2.7 4.3.2.8 4.3.2.9 4.3.2.10 4.3.2.11 4.3.2.12 4.3.2.12 4.3.2.13 4.3.2.14 4.3.2.15 4.3.2.16 4.3.2.17 4.3.2.18	4.2.3.11 de 4.2.3.12 hsync 4.2.3.13 vsync 4.2.3.14 resX 4.2.3.15 resY 4.2.3.16 pclk 4.2.3.17 resX_q 4.2.3.18 resY_q chnlbord Enum Reference 4.3.1 Member Function Documentation 4.3.1.1 PROCESS_19 4.3.1.2 PROCESS_20 4.3.1.3 PROCESS_21 4.3.1.4 PROCESS_21 4.3.1.5 PROCESS_22 4.3.1.6 PROCESS_23 4.3.1.6 PROCESS_24 4.3.1.7 PROCESS_25 4.3.1.8 PROCESS_26 4.3.1.9 PROCESS_26 4.3.1.9 PROCESS_26 4.3.1.0 INDICATE OF THE OF TH	4.3.1.1 PROCESS_19 4.3.1.2 PROCESS_20 4.3.1.3 PROCESS_21 4.3.1.4 PROCESS_22 4.3.1.5 PROCESS_23 4.3.1.6 PROCESS_24 4.3.1.7 PROCESS_25 4.3.1.8 PROCESS_25 4.3.1.9 PROCESS_26 4.3.1.9 PROCESS_27 4.3.2 Member Data Documentation 4.3.2.1 clk 4.3.2.2 rawdata 4.3.2.3 iamvld 4.3.2.4 other_ch0_vld 4.3.2.5 other_ch1_vld 4.3.2.6 other_ch0_rdy 4.3.2.7 other_ch1_rdy 4.3.2.8 iamrdy 4.3.2.9 sdata 4.3.2.9 sdata 4.3.2.1 CTRLTOKEN0

iv CONTENTS

		4.3.2.20	rcvd_ctkn_q	. 12
		4.3.2.21	blnkbgn	. 12
		4.3.2.22	next_blnkbgn	. 12
		4.3.2.23	skip_line	. 12
		4.3.2.24	rawdata_vld_q	. 12
		4.3.2.25	rawdata_vld_rising	. 12
		4.3.2.26	ra_en	. 12
		4.3.2.27	DRAM16XN	. 13
4.4	conver	t_30to15_	fifo Enum Reference	. 13
	4.4.1	Member	Function Documentation	. 13
		4.4.1.1	PROCESS_28	. 13
		4.4.1.2	PROCESS_29	. 13
	4.4.2	Member	Data Documentation	. 13
		4.4.2.1	rst	. 13
		4.4.2.2	clk	. 13
		4.4.2.3	clkx2	. 13
		4.4.2.4	datain	. 13
		4.4.2.5	dataout	. 13
		4.4.2.6	wa	. 13
		4.4.2.7	wa_d	. 13
		4.4.2.8	ra	. 13
		4.4.2.9	ra_d	. 13
		4.4.2.10	dataint	. 13
		4.4.2.11	ADDR0	. 14
		4.4.2.12	ADDR1	. 14
		4.4.2.13	ADDR2	. 14
		4.4.2.14	ADDR3	. 14
		4.4.2.15	ADDR4	. 14
		4.4.2.16	ADDR5	. 14
		4.4.2.17	ADDR6	. 14
		4.4.2.18	ADDR7	. 14
		4.4.2.19	ADDR8	. 14
		4.4.2.20	ADDR9	. 14
		4.4.2.21	ADDR10	. 14
		4.4.2.22	ADDR11	. 14
		4.4.2.23	ADDR12	. 14
		4.4.2.24	ADDR13	. 14
		4.4.2.25	ADDR14	. 14
		4.4.2.26	ADDR15	. 14
		4.4.2.27	rstsync	. 14

CONTENTS

4.4.2.28	rstsync_q	14
4.4.2.29	rstp	14
4.4.2.30	sync	14
4.4.2.31	db	14
4.4.2.32	mux	14
4.4.2.33	DRAM16XN	14
4.4.2.34	FD	14
4.4.2.35	FD	14
4.4.2.36	FD	14
4.4.2.37	FD	14
4.4.2.38	FD	14
4.4.2.39	FD	15
4.4.2.40	FD	15
4.4.2.41	FD	15
4.4.2.42	FD	15
4.4.2.43	FD	15
4.4.2.44	FD	15
4.4.2.45	FD	15
4.4.2.46	FD	15
4.4.2.47	FD	15
4.4.2.48	FD	15
4.4.2.49	FD	15
4.4.2.50	FD	15
4.4.2.51	FDC	15
4.4.2.52	FDC	15
4.4.2.53	FDC	15
4.4.2.54	FDC	15
4.4.2.55	FDE	15
4.4.2.56	FDE	15
4.4.2.57	FDE	15
4.4.2.58	FDE	15
4.4.2.59	FDE	15
4.4.2.60	FDE	15
4.4.2.61	FDE	15
4.4.2.62	FDE	15
4.4.2.63	FDE	15
4.4.2.64	FDE	15
4.4.2.65	FDE	15
4.4.2.66		15
4.4.2.67	FDE	16

vi CONTENTS

		4.4.2.68	FDE	16
		4.4.2.69	FDE	16
		4.4.2.70	FDE	16
		4.4.2.71	FDE	16
		4.4.2.72	FDE	16
		4.4.2.73	FDE	16
		4.4.2.74	FDE	16
		4.4.2.75	FDE	16
		4.4.2.76	FDE	16
		4.4.2.77	FDE	16
		4.4.2.78	FDE	16
		4.4.2.79	FDE	16
		4.4.2.80	FDE	16
		4.4.2.81	FDE	16
		4.4.2.82	FDE	16
		4.4.2.83	FDE	16
		4.4.2.84	FDE	16
		4.4.2.85	FDP	16
		4.4.2.86	FDR	16
		4.4.2.87	FDRE	16
		4.4.2.88	FDRE	16
		4.4.2.89	FDRE	16
		4.4.2.90	FDRE	16
4.5	decode	e Enum Re	eference	16
	4.5.1	Member	Function Documentation	17
		4.5.1.1	PROCESS_30	17
		4.5.1.2	PROCESS_31	17
		4.5.1.3	PROCESS_32	17
		4.5.1.4	PROCESS_33	17
		4.5.1.5	PROCESS_34	17
	4.5.2	Member	Data Documentation	17
		4.5.2.1	reset	17
		4.5.2.2	pclk	17
		4.5.2.3	pclkx2	17
		4.5.2.4	pclkx10	17
		4.5.2.5	serdesstrobe	17
		4.5.2.6	din_p	17
		4.5.2.7	din_n	17
		4.5.2.8	other_ch0_vld	17
		4.5.2.9	other_ch1_vld	17

CONTENTS vii

	4.5.2.10	other_ch0_rdy	17
	4.5.2.11	other_ch1_rdy	17
	4.5.2.12	iamvld	17
	4.5.2.13	iamrdy	17
	4.5.2.14	psalgnerr	18
	4.5.2.15	c0	18
	4.5.2.16	c1	18
	4.5.2.17	de	18
	4.5.2.18	sdout	18
	4.5.2.19	dout	18
	4.5.2.20	flipgear	18
	4.5.2.21	flipgearx2	18
	4.5.2.22	toggle	18
	4.5.2.23	rx_toggle	18
	4.5.2.24	raw5bit	18
	4.5.2.25	raw5bit_q	18
	4.5.2.26	rawword	18
	4.5.2.27	bitslipx2	18
	4.5.2.28	bitslip_q	18
	4.5.2.29	bitslip	18
	4.5.2.30	rawdata	18
	4.5.2.31	sdata	18
	4.5.2.32	CTRLTOKEN0	18
	4.5.2.33	CTRLTOKEN1	18
	4.5.2.34	CTRLTOKEN2	18
	4.5.2.35	CTRLTOKEN3	18
	4.5.2.36	data	18
	4.5.2.37	chnlbond	18
	4.5.2.38	phsaligner	18
		serdes_1_to_5_diff_data	18
4.6		eference	19
	4.6.1 Member	Data Documentation	19
	4.6.1.1	astb	19
	4.6.1.2	btn	19
	4.6.1.3	dstb	19
	4.6.1.4	ldg	19
	4.6.1.5	led	19
	4.6.1.6	mclk	19
	4.6.1.7	pdb	19
	4.6.1.8	pwait	19

viii CONTENTS

		4.6.1.9	pwr	19
		4.6.1.10	resX	20
		4.6.1.11	resY	20
		4.6.1.12	rgb	20
		4.6.1.13	rgBtn	20
		4.6.1.14	rgLed	20
		4.6.1.15	rgSwt	20
4.7	DRAM	16XN Enu	m Reference	20
	4.7.1	Member	Data Documentation	20
		4.7.1.1	data_width	20
		4.7.1.2	DATA_IN	20
		4.7.1.3	ADDRESS	20
		4.7.1.4	ADDRESS_DP	20
		4.7.1.5	WRITE_EN	20
		4.7.1.6	CLK	20
		4.7.1.7	O_DATA_OUT_DP	20
		4.7.1.8	O_DATA_OUT	20
		4.7.1.9	RAM16X1D	21
4.8	dvi_de	coder Enu	m Reference	21
	4.8.1	Member	Data Documentation	21
		4.8.1.1	tmdsclk_p	21
		4.8.1.2	tmdsclk_n	21
		4.8.1.3	blue_p	21
		4.8.1.4	green_p	21
		4.8.1.5	red_p	21
		4.8.1.6	blue_n	21
		4.8.1.7	green_n	21
		4.8.1.8	red_n	21
		4.8.1.9	exrst	21
		4.8.1.10	reset	21
		4.8.1.11	pclk	21
		4.8.1.12	pclkx2	21
		4.8.1.13	pclkx10	21
		4.8.1.14	pllclk0	21
		4.8.1.15	pllclk1	22
		4.8.1.16	•	22
		4.8.1.17	pll_lckd	22
		4.8.1.18	serdesstrobe	22
		4.8.1.19	tmdsclk	22
		4.8.1.20	hsync	22

CONTENTS ix

	4.8.1.21	vsync	22
	4.8.1.22	de	22
	4.8.1.23	blue_vld	22
	4.8.1.24	green_vld	22
	4.8.1.25	red_vld	22
	4.8.1.26	blue_rdy	22
	4.8.1.27	green_rdy	22
	4.8.1.28	red_rdy	22
	4.8.1.29	psalgnerr	22
	4.8.1.30	sdout	22
	4.8.1.31	red	22
	4.8.1.32	green	22
	4.8.1.33	blue	22
	4.8.1.34	sdout_blue	22
	4.8.1.35	sdout_green	22
	4.8.1.36	sdout_red	22
	4.8.1.37	de_b	22
	4.8.1.38	de_g	22
	4.8.1.39	$de_{r} \ \ldots \ldots$	22
	4.8.1.40	blue_psalgnerr	22
	4.8.1.41	green_psalgnerr	22
	4.8.1.42	red_psalgnerr	22
	4.8.1.43	rxclkint	23
	4.8.1.44	rxclk	23
	4.8.1.45	bufpll_lock	23
	4.8.1.46	BUFG	23
	4.8.1.47	BUFG	23
	4.8.1.48	BUFG	23
	4.8.1.49	BUFIO2	23
	4.8.1.50	BUFPLL	23
	4.8.1.51	decode	23
	4.8.1.52	decode	23
	4.8.1.53	decode	23
	4.8.1.54	IBUFDS	23
	4.8.1.55	PLL_BASE	23
4.9	dvi_demo Enum	Reference	23
	4.9.1 Member	Data Documentation	24
	4.9.1.1	rst_n	24
	4.9.1.2	clk	
	4.9.1.3	RX0_TMDS	24

X CONTENTS

4.9.1.4	RX0_TMDSB	24
4.9.1.5	TX0_TMDS	24
4.9.1.6	TX0_TMDSB	24
4.9.1.7	rgb	24
4.9.1.8	rgb_de	24
4.9.1.9	hsync	24
4.9.1.10	vsync	24
4.9.1.11	pclk	24
4.9.1.12	SW	24
4.9.1.13	LED	24
4.9.1.14	clk10x	24
4.9.1.15	rx0_pclk	24
4.9.1.16	rx0_pclkx2	24
4.9.1.17	rx0_pclkx10	24
4.9.1.18	rx0_pllclk0	24
4.9.1.19	rx0_plllckd	24
4.9.1.20	rx0_reset	24
4.9.1.21	rx0_serdesstrobe	24
4.9.1.22	rx0_hsync	25
4.9.1.23	rx0_vsync	25
4.9.1.24	rx0_de	25
4.9.1.25	rx0_psalgnerr	25
4.9.1.26	rx0_red	25
4.9.1.27	rx0_green	25
4.9.1.28	rx0_blue	25
4.9.1.29	rx0_sdata	25
4.9.1.30	rx0_blue_vld	25
4.9.1.31	rx0_green_vld	25
4.9.1.32	rx0_red_vld	25
4.9.1.33	rx0_blue_rdy	25
4.9.1.34	rx0_green_rdy	25
4.9.1.35	rx0_red_rdy	25
4.9.1.36	Y	25
4.9.1.37	tx0_de	25
4.9.1.38	tx0_pclk	25
4.9.1.39	tx0_pclkx2	25
4.9.1.40	tx0_pclkx10	25
4.9.1.41	tx0_serdesstrobe	25
4.9.1.42	tx0_reset	25
4.9.1.43	tx0_blue	25

CONTENTS xi

4.9.1	.44 tx0_green	5
4.9.1	.45 tx0_red	5
4.9.1	.46 tx0_hsync	5
4.9.1	.47 tx0_vsync	5
4.9.1	.48 tx0_pll_reset	5
4.9.1	.49 tx0_clkfbout	5
4.9.1	.50 tx0_clkfbin	6
4.9.1	.51 tx0_plllckd	6
4.9.1	.52 tx0_pllclk0	6
4.9.1	.53 tx0_pllclk2	6
4.9.1	.54 tx0_bufpll_lock	6
4.9.1	.55 BUFG 2	6
4.9.1	.56 BUFG 2	6
4.9.1	.57 BUFGMUX	6
4.9.1	.58 BUFPLL	6
4.9.1	.59 dvi_decoder	6
4.9.1	.60 dvi_encoder_top	6
4.9.1	.61 PLL_BASE	6
4.10 dvi_encoder_	top Enum Reference	6
4.10.1 Mem	ber Function Documentation	7
4.10.	1.1 PROCESS_35	7
4.10.	1.2 PROCESS_36	7
4.10.2 Mem	ber Data Documentation	7
4.10.	2.1 pclk	7
4.10.	2.2 pclkx2	7
4.10.	2.3 pclkx10	27
4.10.	2.4 serdesstrobe	7
4.10.	2.5 rstin	7
4.10.	2.6 blue_din	7
4.10.	2.7 green_din	7
4.10.	2.8 red_din	7
4.10.	2.9 hsync	7
4.10.	2.10 vsync	7
4.10.	2.11 de	7
4.10.	2.12 TMDS	7
4.10.	2.13 TMDSB	7
4.10.	2.14 red	27
4.10.	2.15 green	7
4.10.	2.16 blue	7
4.10.	2.17 tmds_data0 2	7

xii CONTENTS

	4.10.2.18 tmds_data1	27
	4.10.2.19 tmds_data2	27
	4.10.2.20 tmdsint	27
	4.10.2.21 tmdsclkint	27
	4.10.2.22 toggle	27
	4.10.2.23 tmdsclk	27
	4.10.2.24 s_data	28
	4.10.2.25 convert_30to15_fifo	28
	4.10.2.26 encode	28
	4.10.2.27 encode	28
	4.10.2.28 encode	28
	4.10.2.29 OBUFDS	28
	4.10.2.30 OBUFDS	28
	4.10.2.31 OBUFDS	28
	4.10.2.32 OBUFDS	28
	4.10.2.33 serdes_n_to_1	28
	4.10.2.34 serdes_n_to_1	28
	4.10.2.35 serdes_n_to_1	28
	4.10.2.36 serdes_n_to_1	28
4.11 edi	_master_slave_hack Enum Reference	28
4.1	1 Detailed Description	28
4.1	2 Member Function Documentation	29
	4.11.2.1 PROCESS_13	29
4.1	3 Member Data Documentation	29
	4.11.3.1 rst_n	29
	4.11.3.2 clk	29
	4.11.3.3 sda_lcd	29
	4.11.3.4 scl_lcd	29
	4.11.3.5 sda_pc	29
	4.11.3.6 scl_pc	29
	4.11.3.7 hpd_lcd	29
	4.11.3.8 hpd_pc	29
	4.11.3.9 stop	29
	4.11.3.10 dvi_only	29
	4.11.3.11 edid_byte_lcd	29
	4.11.3.12 counter	29
	4.11.3.13 segments	29
	4.11.3.14 segment_count	29
	4.11.3.15 debounce_hpd	29
	4.11.3.16 hpda_stable	29

CONTENTS xiii

	4.11.3.17 hpda_stable_q	29
	4.11.3.18 start_reading	29
	4.11.3.19 edid_byte_lcd_en	29
	4.11.3.20 edidmaster	29
	4.11.3.21 edidslave	30
4.12 edidma	aster Enum Reference	30
4.12.1	Detailed Description	30
4.12.2	Member Function Documentation	30
	4.12.2.1 PROCESS_14	30
4.12.3	Member Data Documentation	30
	4.12.3.1 clk	30
	4.12.3.2 stop_reading	30
	4.12.3.3 rst_n	30
	4.12.3.4 scl	30
	4.12.3.5 sda	30
	4.12.3.6 start	30
	4.12.3.7 address_w	30
	4.12.3.8 address_r	30
	4.12.3.9 reg0	30
	4.12.3.10 sdadata	30
	4.12.3.11 out_en	30
	4.12.3.12 sdain	31
	4.12.3.13 sdaout	31
	4.12.3.14 INI	31
	4.12.3.15 WAIT_FOR_START	31
	4.12.3.16 GEN_START	31
	4.12.3.17 WRITE_BYTE_ADD_W	31
	4.12.3.18 FREE_SDA_ADD_W	31
	4.12.3.19 WAIT_WRITE_BYTE_ACK_ADD	31
	4.12.3.20 WRITE_BYTE_REG	31
	4.12.3.21 FREE_SDA_REG	31
	4.12.3.22 WAIT_WRITE_BYTE_ACK_REG	31
	4.12.3.23 WRITE_BYTE_ADD_R	31
	4.12.3.24 FREE_SDA_ADD_R	31
	4.12.3.25 WAIT_WRITE_BYTE_ACK_ADD_R	31
	4.12.3.26 READ_DATA	31
	4.12.3.27 SEND_READ_ACK	31
	4.12.3.28 RELESASE_ACK	31
	4.12.3.29 GEN_START2	31
	4.12.3.30 SKIP1	31

XIV

	4.12.3.31 state	31
	4.12.3.32 scl_counter	31
	4.12.3.33 scl_q	31
	4.12.3.34 middle_scl	31
	4.12.3.35 bitcount	31
4.13 edidro	m Enum Reference	32
4.13.1	Detailed Description	32
4.13.2	Member Function Documentation	32
	4.13.2.1 PROCESS_15	32
4.13.3	Member Data Documentation	32
	4.13.3.1 clk	32
	4.13.3.2 adr	32
	4.13.3.3 data	32
	4.13.3.4 data	32
4.14 edidsla	ave Enum Reference	32
4.14.1	Detailed Description	33
4.14.2	Member Function Documentation	33
	4.14.2.1 PROCESS_16	33
4.14.3	Member Data Documentation	33
	4.14.3.1 RELEASE_SEND_ADDRESS_ACK_AGAIN	33
	4.14.3.2 state	33
	4.14.3.3 scl_risingedge	33
	4.14.3.4 scl_fallingedge	33
	4.14.3.5 start	33
	4.14.3.6 stop	33
	4.14.3.7 bitcount	33
	4.14.3.8 sdadata	33
	4.14.3.9 scl_debounce	33
	4.14.3.10 scl_stable	33
	4.14.3.11 sdain_q	33
	4.14.3.12 scl_q	33
	4.14.3.13 clk	33
	4.14.3.14 rst_n	33
	4.14.3.15 scl	33
	4.14.3.16 sda	33
	4.14.3.17 dvi_only	33
	4.14.3.18 adr	33
	4.14.3.19 data	33
	4.14.3.20 data_hdmi	34
	4.14.3.21 sdain	34

CONTENTS xv

	4.14.3.22 sdaout	34
	4.14.3.23 INI	34
	4.14.3.24 WAIT_FOR_START	34
	4.14.3.25 READ_ADDRESS	34
	4.14.3.26 SEND_ADDRESS_ACK	34
	4.14.3.27 READ_REGISTER_ADDRESS	34
	4.14.3.28 SEND_REGISTER_ADDRESS_ACK	34
	4.14.3.29 WAIT_FOR_START_AGAIN	34
	4.14.3.30 READ_ADDRESS_AGAIN	34
	4.14.3.31 SEND_ADDRESS_ACK_AGAIN	34
	4.14.3.32 WRITE_BYTE	34
	4.14.3.33 FREE_SDA	34
	4.14.3.34 WAIT_WRITE_BYTE_ACK	34
	4.14.3.35 RELEASE_SEND_REGISTER_ADDRESS_ACK	34
	4.14.3.36 RELESASE_ADDRESS_ACK	34
	4.14.3.37 edidrom	34
	4.14.3.38 hdmirom	34
4.15 encode	Enum Reference	34
4.15.1	Member Function Documentation	35
	4.15.1.1 PROCESS_37	35
	4.15.1.2 PROCESS_38	35
	4.15.1.3 PROCESS_39	35
	4.15.1.4 PROCESS_40	35
4.15.2	Member Data Documentation	35
	4.15.2.1 clkin	35
	4.15.2.2 rstin	35
	4.15.2.3 din	35
	4.15.2.4 c0	35
	4.15.2.5 c1	35
	4.15.2.6 de	35
	4.15.2.7 dout	35
	4.15.2.8 n1d	35
	4.15.2.9 din_q	35
	4.15.2.10 decision1	35
	4.15.2.11 q_m	35
	4.15.2.12 n1q_m	35
	4.15.2.13 n0q_m	35
	4.15.2.14 CTRLTOKEN0	35
	4.15.2.15 CTRLTOKEN1	35
	4.15.2.16 CTRLTOKEN2	35

xvi CONTENTS

	4.15.2.17 CTRLTOKEN3	36
	4.15.2.18 cnt	36
	4.15.2.19 decision2	36
	4.15.2.20 decision3	36
	4.15.2.21 de_q	36
	4.15.2.22 de_reg	36
	4.15.2.23 c0_q	36
	4.15.2.24 c1_q	36
	4.15.2.25 c0_reg	36
	4.15.2.26 c1_reg	36
	4.15.2.27 q_m_reg	36
4.16 gen_st	tart Enum Reference	36
4.16.1	Detailed Description	36
4.16.2	Member Function Documentation	36
	4.16.2.1 PROCESS_18	36
4.16.3	Member Data Documentation	36
	4.16.3.1 rst_n	36
	4.16.3.2 clk	36
	4.16.3.3 de	36
	4.16.3.4 hsync	37
	4.16.3.5 vsync	37
	4.16.3.6 pclk	37
	4.16.3.7 rgb	37
	4.16.3.8 rgb0	37
	4.16.3.9 start	37
	4.16.3.10 pclk_q	37
	4.16.3.11 vsync_q	37
	4.16.3.12 hsync_q	37
	4.16.3.13 de_q	37
	4.16.3.14 pclk_risingedge	37
	4.16.3.15 hsync_risingedge	37
	4.16.3.16 vsync_risingedge	37
	4.16.3.17 de_risingedge	37
	4.16.3.18 vsync_detected	37
4.17 hdmi2	usb Enum Reference	37
4.17.1	Detailed Description	37
4.17.2	Member Function Documentation	37
	4.17.2.1 PROCESS_17	37
4.17.3	Member Data Documentation	38
	4.17.3.1 clk	38

CONTENTS xvii

4.17.3.2 adr	. 38
4.17.3.3 data	. 38
4.17.3.4 data	. 38
4.18 phsaligner Enum Reference	. 38
4.18.1 Member Function Documentation	. 38
4.18.1.1 PROCESS_41	. 38
4.18.1.2 PROCESS_42	. 38
4.18.1.3 PROCESS_43	. 38
4.18.1.4 PROCESS_44	. 38
4.18.1.5 PROCESS_45	. 38
4.18.1.6 PROCESS_46	. 38
4.18.1.7 PROCESS_47	. 38
4.18.1.8 PROCESS_48	. 38
4.18.1.9 PROCESS_49	. 38
4.18.2 Member Data Documentation	. 38
4.18.2.1 OPENEYE_CNT_WD	. 39
4.18.2.2 CTKNCNTWD	. 39
4.18.2.3 SRCHTIMERWD	. 39
4.18.2.4 rst	. 39
4.18.2.5 clk	. 39
4.18.2.6 sdata	. 39
4.18.2.7 flipgear	. 39
4.18.2.8 bitslip	. 39
4.18.2.9 psaligned	. 39
4.18.2.10 CTRLTOKEN0	. 39
4.18.2.11 CTRLTOKEN1	. 39
4.18.2.12 CTRLTOKEN2	
4.18.2.13 CTRLTOKEN3	. 39
4.18.2.14 rcvd_ctkn	. 39
4.18.2.15 rcvd_ctkn_q	
4.18.2.16 blnkbgn	
4.18.2.17 ctkn_srh_timer	
4.18.2.18 ctkn_srh_rst	
4.18.2.19 ctkn_srh_tout	
4.18.2.20 ctkn_counter	
4.18.2.21 ctkn_cnt_rst	
4.18.2.22 ctkn_cnt_tout	
4.18.2.23 INIT	
4.18.2.24 SEARCH	
4.18.2.25 BITSLIP	. 39

xviii CONTENTS

4.1	18.2.26 R	CVDCTKN .			 	 	 	 	 	 39
4.1	18.2.27 B	LNKPRD			 	 	 	 	 	 39
4.1	18.2.28 P	SALGND			 	 	 	 	 	 39
4.1	18.2.29 ns	STATES			 	 	 	 	 	 40
4.1	18.2.30 cs	state			 	 	 	 	 	 40
4.1	18.2.31 ns	state			 	 	 	 	 	 40
4.1	18.2.32 st	ate_ascii			 	 	 	 	 	 40
4.1	18.2.33 B	LNKPRD_CN	IT_WD		 	 	 	 	 	 40
4.1	18.2.34 bl	nkprd_cnt			 	 	 	 	 	 40
4.1	18.2.35 bi	tslip_cnt			 	 	 	 	 	 40
4.19 serdes_1_f	to_5_diff_	_data Enum F	leferen	ce .	 	 	 	 	 	 40
4.19.1 Me	ember Fur	nction Docum	entatio	n .	 	 	 	 	 	 40
4.1	19.1.1 P	ROCESS_50			 	 	 	 	 	 40
4.1	19.1.2 P	ROCESS_51			 	 	 	 	 	 40
4.1	19.1.3 P	ROCESS_52			 	 	 	 	 	 40
4.19.2 Me	ember Da	ta Document	ation .		 	 	 	 	 	 40
4.1	19.2.1 D	IFF_TERM .			 	 	 	 	 	 40
4.1	19.2.2 S	IM_TAP_DEI	₋AY .		 	 	 	 	 	 40
4.1	19.2.3 B	ITSLIP_ENA	3LE .		 	 	 	 	 	 40
4.1	19.2.4 us	se_phase_de	tector		 	 	 	 	 	 40
4.1	19.2.5 da	atain_p			 	 	 	 	 	 41
4.1	19.2.6 da	atain_n			 	 	 	 	 	 41
4.1	19.2.7 rx	rioclk			 	 	 	 	 	 41
4.1	19.2.8 rx	serdesstrobe			 	 	 	 	 	 41
4.1	19.2.9 re	eset			 	 	 	 	 	 41
4.1	19.2.10 gd	olk			 	 	 	 	 	 41
4.1	19.2.11 bi	tslip			 	 	 	 	 	 41
4.1	19.2.12 da	ata_out			 	 	 	 	 	 41
4.1	19.2.13 do	dly_m			 	 	 	 	 	 41
4.1	19.2.14 do	dly_s			 	 	 	 	 	 41
4.1	19.2.15 bı	usys			 	 	 	 	 	 41
4.1	19.2.16 rx	_data_in			 	 	 	 	 	 41
4.1	19.2.17 ca	ascade			 	 	 	 	 	 41
4.1	19.2.18 pc	d_edge			 	 	 	 	 	 41
4.1	19.2.19 cd	ounter			 	 	 	 	 	 41
4.1	19.2.20 st	ate			 	 	 	 	 	 41
4.1	19.2.21 ca	al_data_sint .			 	 	 	 	 	 41
4.1	19.2.22 bu	usy_data			 	 	 	 	 	 41
4.1	19.2.23 bu	usy_data_d .			 	 	 	 	 	 41
4.1	19.2.24 ca	al_data_slave			 	 	 	 	 	 41

CONTENTS xix

4.19.2.	.25 enable	. 41
4.19.2.	.26 cal_data_master	. 41
4.19.2.	.27 rst_data	. 41
4.19.2.	.28 inc_data_int	41
4.19.2.	.29 inc_data	. 41
4.19.2.	.30 ce_data	41
4.19.2.	.31 valid_data_d	. 41
4.19.2.	.32 incdec_data_d	41
4.19.2.	.33 pdcounter	. 42
4.19.2.	.34 valid_data	42
4.19.2.	.35 incdec_data	. 42
4.19.2.	.36 flag	. 42
4.19.2.	.37 mux	. 42
4.19.2.	.38 ce_data_inta	. 42
4.19.2.	.39 incdec_data_or	. 42
4.19.2.	.40 incdec_data_im	. 42
4.19.2.	.41 valid_data_or	. 42
	.42 valid_data_im	
	.43 busy_data_or	
	.44 all_ce	
	.45 debug_in	
	.46 rxpdcntr	
	.47 IBUFDS	
	.48 IODELAY2	
4.19.2.	.49 IODELAY2	42
4.19.2.	.50 ISERDES2	. 42
	.51 ISERDES2	
	Enum Reference	
	er Data Documentation	
	.1 SF	
	.2 ioclk	
	.3 serdesstrobe	
	.4 reset	
	.5 gclk	
	.6 datain	
	.7 iob_data_out	
	.8 cascade_di	
	.9 cascade_do	
	.10 cascade_ti	
4.20.1.	.11 cascade_to	. 43

CONTENTS

		4.20.1.12 mdatain	43
		4.20.1.13 OSERDES2	43
		4.20.1.14 OSERDES2	43
5	File I	Documentation	45
	5.1	calc_res.v File Reference	45
	5.2	chnlbond.v File Reference	45
	5.3	convert_30to15_fifo.v File Reference	45
	5.4	decode.v File Reference	45
	5.5	dpimref.vhd File Reference	45
	5.6	DRAM16XN.v File Reference	46
	5.7	dvi_decoder.v File Reference	46
	5.8	dvi_demo.v File Reference	46
	5.9	dvi_encoder_top.v File Reference	46
	5.10	edid_master_slave_hack.v File Reference	46
	5.11	edidmaster.v File Reference	46
	5.12	edidrom.v File Reference	46
	5.13	edidslave.v File Reference	47
	5.14	encode.v File Reference	47
	5.15	gen_start.v File Reference	47
	5.16	hdmi2usb.v File Reference	47
	5.17	hdmirom.v File Reference	47
	5.18	phsaligner.v File Reference	47
	5.19	serdes_1_to_5_diff_data.v File Reference	47
	5.20	serdes_n_to_1.v File Reference	48

Chapter 1

Design Unit Index

1.1 Design Unit Hierarchy

This inheritance list is sorted roughly, but not completely, alphabetically:

calc_res	
hdmi2usb	 37
DRAM16XN	 20
chnlbond	 11
decode	 16
dvi_decoder	 21
dvi_demo	 23
hdmi2usb	 37
convert_30to15_fifo	 13
dvi_encoder_top	 26
dvi_demo	 23
edidmaster	 30
edid master slave hack	 28
hdmi2usb	 37
edidrom	 32
edidslave	 32
edid master slave hack	 28
encode	
dvi encoder top	
gen start	
hdmi2usb	
hdmirom	
edidslave	
phsaligner	
decode	
serdes_1_to_5_diff_data	 40
decode	 16
serdes_n_to_1	 42
dvi_encoder_top	 26

2 **Design Unit Index**

Chapter 2

Design Unit Index

2.1 Design Unit List

Here is a list of all design unit members with links to the Entities they belong to:

chitecture Behavioral	7
alc_res	10
nnlbond	11
onvert_30to15_fifo	13
ecode	16
ntity dpimref	19
RAM16XN	20
vi_decoder	21
vi_demo	23
vi_encoder_top	26
did_master_slave_hack	28
didmaster	
didrom	32
didslave	32
ncode	34
en start	36
 dmi2usb	
dmirom	??
hsaligner	38
erdes 1 to 5 diff data	
ordee n to 1	12

Design Unit Index

Chapter 3

File Index

3.1 File List

Here is a list of all files with brief descriptions:

caic_res.v	
chnlbond.v	
convert_30to15_fifo.v	
decode.v	
dpimref.vhd	
DRAM16XN.v	
dvi_decoder.v	
dvi_demo.v	
dvi_encoder_top.v	
edid_master_slave_hack.v	
edidmaster.v	
edidrom.v	
edidslave.v	47
encode.v	47
gen_start.v	47
hdmi2usb.v	47
hdmirom.v	47
phsaligner.v	
serdes_1_to_5_diff_data.v	47
serdes n to 1.v	

6 File Index

Chapter 4

Class Documentation

4.1 Behavioral Architecture Reference

Processes

- PROCESS_1(clkMain)
- PROCESS_2(stEppCur ,stEppNext ,ctlEppAstb ,ctlEppDstb ,ctlEppWr)
- PROCESS_3(clkMain ,ctlEppAwr)
- PROCESS_4(clkMain ,regEppAdr ,ctlEppDwr ,busEppIn)
- PROCESS_5(clkMain ,regEppAdr ,ctlEppDwr ,busEppIn)
- PROCESS_6(clkMain ,regEppAdr ,ctlEppDwr ,busEppIn)
- PROCESS_7(clkMain ,regEppAdr ,ctlEppDwr ,busEppIn)
- PROCESS_8(clkMain ,regEppAdr ,ctlEppDwr ,busEppIn)
- PROCESS_9(clkMain ,regEppAdr ,ctlEppDwr ,busEppIn)
- PROCESS_10(clkMain ,regEppAdr ,ctlEppDwr ,busEppIn)
- PROCESS_11(clkMain ,regEppAdr ,ctlEppDwr ,busEppIn)
- PROCESS_12(clkMain ,regEppAdr ,ctlEppDwr ,busEppIn)

Constants

- stEppReady std_logic_vector(7 downto 0):=" 0000 "&" 0000 "
- stEppAwrA std_logic_vector(7 downto 0):=" 0001 "&" 0100 "
- stEppAwrB std_logic_vector(7 downto 0):=" 0010 "&" 0001 "
- stEppArdA std_logic_vector(7 downto 0):=" 0011 "&" 0010 "
- stEppArdB std_logic_vector(7 downto 0):=" 0100 "&" 0011 "
- stEppDwrA std_logic_vector(7 downto 0):=" 0101 "&" 1000 "
- stEppDwrB std_logic_vector(7 downto 0):=" 0110 "&" 0001 "
- stEppDrdA std logic vector(7 downto 0):="0111 "&" 0010 "
- stEppDrdB std logic_vector(7 downto 0):=" 1000 "&" 0011 "

Signals

- stEppCur std_logic_vector(7 downto 0):=stEppReady
- stEppNext std_logic_vector(7 downto 0)
- · clkMain std_logic
- · ctlEppWait std logic
- · ctlEppAstb std_logic
- · ctlEppDstb std logic
- ctlEppDir std_logic

8 Class Documentation

```
    ctlEppWr std_logic

    ctlEppAwr std_logic

   · ctlEppDwr std_logic

    busEppOut std_logic_vector( 7 downto 0 )

    busEppIn std_logic_vector( 7 downto 0 )

    busEppData std_logic_vector( 7 downto 0 )

    regEppAdr std logic vector(3 downto 0)

    regData0 std_logic_vector( 7 downto 0 )

    regData1 std_logic_vector( 7 downto 0 )

    regData2 std_logic_vector( 7 downto 0 )

    regData3 std_logic_vector(7 downto 0)

    regData4 std logic vector( 7 downto 0 )

    regData5 std_logic_vector( 7 downto 0 )

    regData6 std_logic_vector( 7 downto 0 )

    regData7 std_logic_vector( 7 downto 0 )

    regLed std_logic_vector(7 downto 0)

    cntr std_logic_vector( 7 downto 0 )

4.1.1
      Member Function Documentation
4.1.1.1
       PROCESS_1( clkMain ) [Process]
4.1.1.2
       PROCESS_10( clkMain ,regEppAdr ,ctlEppDwr ,busEppIn ) [Process]
4.1.1.3
       PROCESS_11( clkMain ,regEppAdr ,ctlEppDwr ,busEppIn ) [Process]
4.1.1.4
       PROCESS_12( clkMain ,regEppAdr ,ctlEppDwr ,busEppIn ) [Process]
4.1.1.5
       PROCESS_2( stEppCur ,stEppNext ,ctlEppAstb ,ctlEppDstb ,ctlEppWr ) [Process]
4.1.1.6
       PROCESS_3( clkMain ,ctlEppAwr ) [Process]
4.1.1.7
       PROCESS_4( clkMain ,regEppAdr ,ctlEppDwr ,busEppIn ) [Process]
4.1.1.8
       PROCESS_5( clkMain ,regEppAdr ,ctlEppDwr ,busEppIn ) [Process]
4.1.1.9
       PROCESS_6( clkMain ,regEppAdr ,ctlEppDwr ,busEppIn ) [Process]
4.1.1.10
        PROCESS_7( clkMain ,regEppAdr ,ctlEppDwr ,busEppIn ) [Process]
4.1.1.11
        PROCESS_8( clkMain ,regEppAdr ,ctlEppDwr ,busEppIn ) [Process]
        PROCESS_9( clkMain ,regEppAdr ,ctlEppDwr ,busEppIn ) [Process]
4.1.2 Member Data Documentation
4.1.2.1 busEppData std_logic_vector(7 downto 0) [Signal]
4.1.2.2 busEppIn std_logic_vector(7 downto 0) [Signal]
4.1.2.3 busEppOut std_logic_vector(7 downto 0) [Signal]
```

4.1.2.4 clkMain std_logic [Signal]

```
cntr std_logic_vector( 7 downto 0 ) [Signal]
4.1.2.6
      ctlEppAstb std_logic [Signal]
4.1.2.7 ctlEppAwr std_logic [Signal]
4.1.2.8 ctlEppDir std_logic [Signal]
4.1.2.9 ctlEppDstb std_logic [Signal]
4.1.2.10 ctlEppDwr std_logic [Signal]
4.1.2.11 ctlEppWait std_logic [Signal]
4.1.2.12 ctlEppWr std_logic [Signal]
4.1.2.13 regData0 std_logic_vector(7 downto 0) [Signal]
4.1.2.14 regData1 std_logic_vector(7 downto 0) [Signal]
4.1.2.15 regData2 std_logic_vector(7 downto 0) [Signal]
4.1.2.16 regData3 std_logic_vector(7 downto 0) [Signal]
4.1.2.17 regData4 std_logic_vector(7 downto 0) [Signal]
4.1.2.18 regData5 std_logic_vector(7 downto 0) [Signal]
4.1.2.19 regData6 std_logic_vector(7 downto 0) [Signal]
4.1.2.20 regData7 std_logic_vector(7 downto 0) [Signal]
4.1.2.21 regEppAdr std_logic_vector(3 downto 0) [Signal]
4.1.2.22 regLed std_logic_vector(7 downto 0) [Signal]
4.1.2.23 stEppArdA std_logic_vector( 7 downto 0 ):=" 0011 "&" 0010 " [Constant]
4.1.2.24 stEppArdB std_logic_vector( 7 downto 0 ):=" 0100 "&" 0011 " [Constant]
4.1.2.25 stEppAwrA std_logic_vector( 7 downto 0 ):=" 0001 "&" 0100 "
                                                                 [Constant]
4.1.2.26 stEppAwrB std_logic_vector( 7 downto 0 ):=" 0010 "&" 0001 "
                                                                 [Constant]
4.1.2.27 stEppCur std_logic_vector( 7 downto 0 ):=stEppReady [Signal]
4.1.2.28 stEppDrdA std_logic_vector( 7 downto 0 ):=" 0111 "&" 0010 " [Constant]
4.1.2.29
       stEppDrdB std_logic_vector( 7 downto 0 ):=" 1000 "&" 0011 "
                                                                [Constant]
4.1.2.30 stEppDwrA std_logic_vector( 7 downto 0 ):=" 0101 "&" 1000 "
                                                                 [Constant]
4.1.2.31 stEppDwrB std_logic_vector(7 downto 0):="0110 "&" 0001 " [Constant]
4.1.2.32 stEppNext std_logic_vector(7 downto 0) [Signal]
```

10 Class Documentation

```
4.1.2.33 stEppReady std_logic_vector( 7 downto 0 ):=" 0000 "&" 0000 " [Constant]
```

The documentation for this class was generated from the following file:

· dpimref.vhd

4.2 calc_res Enum Reference

Inheritance diagram for calc_res:



4.2.1 Detailed Description

This module calculates the resolution of the image being displayed so that we can use it in the header of jpeg encoder.

4.2.2 Member Function Documentation

4.2.2.1

4.2.3 Member Data Documentation

4.2.3.1 rst_n wire

4.2.3.2 pclk_q

4.2.3.3 vsync_q

4.2.3.4 hsync_q

4.2.3.5 de_q

4.2.3.6 pclk_risingedge

4.2.3.7 hsync_risingedge

4.2.3.8 vsync_risingedge

4.2.3.9 de_risingedge

4.2.3.10 clk wire

4.2.3.11 de

4.2.3.12 hsync

4.2.3.13 vsync


```
4.2.3.14 resX reg[ 15 : 0 ]
4.2.3.15 resY reg[ 15 : 0 ]
4.2.3.16 pclk
4.2.3.17 resX_q
4.2.3.18 resY_q
```

The documentation for this enum was generated from the following file:

· calc_res.v

4.3 chnlbond Enum Reference

Inheritance diagram for chnlbond:



Additional Inherited Members

4.3.1 Member Function Documentation

4.3.1.1

4.3.1.2

4.3.1.3

4.3.1.4

4.3.1.5

4.3.1.6

4.3.1.7

4.3.1.8

12 Class Documentation

- 4.3.1.9
- 4.3.2 Member Data Documentation
- 4.3.2.1 clk wire
- 4.3.2.2 rawdata wire[9 : 0]
- 4.3.2.3 iamvld wire
- 4.3.2.4 other_ch0_vld wire
- 4.3.2.5 other_ch1_vld wire
- 4.3.2.6 other_ch0_rdy wire
- 4.3.2.7 other_ch1_rdy wire
- 4.3.2.8 iamrdy reg
- 4.3.2.9 sdata reg[9 : 0]
- 4.3.2.10 CTRLTOKEN0
- 4.3.2.11 CTRLTOKEN1
- 4.3.2.12 CTRLTOKEN2
- 4.3.2.13 CTRLTOKEN3
- 4.3.2.14 rawdata_vld
- 4.3.2.15 wa
- 4.3.2.16 ra
- 4.3.2.17 we
- 4.3.2.18 dpfo_dout
- 4.3.2.19 rcvd_ctkn
- 4.3.2.20 rcvd_ctkn_q
- 4.3.2.21 blnkbgn
- 4.3.2.22 next_blnkbgn
- 4.3.2.23 skip_line
- 4.3.2.24 rawdata_vld_q
- 4.3.2.25 rawdata_vld_rising
- 4.3.2.26 ra_en


4.3.2.27 DRAM16XN cbfifo_i

The documentation for this enum was generated from the following file:

· chnlbond.v

4.4 convert_30to15_fifo Enum Reference

Inheritance diagram for convert_30to15_fifo:



Additional Inherited Members

4.4.1 Member Function Documentation

4.4.1.1

4.4.1.2

4.4.2 Member Data Documentation

4.4.2.1 rst wire

4.4.2.2 clk wire

4.4.2.3 clkx2 wire

4.4.2.4 datain wire[29 : 0]

4.4.2.5 dataout wire[14 : 0]

4.4.2.6 wa

4.4.2.7 wa_d

4.4.2.8 ra

4.4.2.9 ra_d

4.4.2.10 dataint

14 Class Documentation

4.4.2.11 ADDR0 4.4.2.12 ADDR1 4.4.2.13 ADDR2 4.4.2.14 ADDR3 4.4.2.15 ADDR4 4.4.2.16 ADDR5 4.4.2.17 ADDR6 4.4.2.18 ADDR7 4.4.2.19 ADDR8 4.4.2.20 ADDR9 4.4.2.21 ADDR10 4.4.2.22 ADDR11 4.4.2.23 ADDR12 4.4.2.24 ADDR13 4.4.2.25 ADDR14 4.4.2.26 ADDR15 4.4.2.27 rstsync 4.4.2.28 rstsync_q 4.4.2.29 rstp 4.4.2.30 sync 4.4.2.31 db 4.4.2.32 mux 4.4.2.33 DRAM16XN fifo_u 4.4.2.34 FD fd_rstsync

4.4.2.35 FD fd_rstp

4.4.2.36 FD fd_out0

4.4.2.37 FD fd_out1

4.4.2.38 FD fd_out2

4.4.2.39 FD fd_out3 4.4.2.40 FD fd_out4 4.4.2.41 FD fd_out5 4.4.2.42 FD fd_out6 4.4.2.43 FD fd_out7 4.4.2.44 FD fd_out8 4.4.2.45 FD fd_out9 4.4.2.46 FD fd_out10 4.4.2.47 FD fd_out11 4.4.2.48 FD fd_out12 4.4.2.49 FD fd_out13 4.4.2.50 FD fd_out14 4.4.2.51 FDC fdc_wa0 4.4.2.52 FDC fdc_wa1 4.4.2.53 FDC fdc_wa2 4.4.2.54 FDC fdc_wa3 4.4.2.55 FDE fd_db0 4.4.2.56 FDE fd_db1 4.4.2.57 FDE fd_db2 4.4.2.58 FDE fd_db3 4.4.2.59 FDE fd_db4 4.4.2.60 FDE fd_db5 4.4.2.61 FDE fd_db6 4.4.2.62 FDE fd_db7 4.4.2.63 FDE fd_db8 4.4.2.64 FDE fd_db9

4.4.2.65 FDE fd_db10

4.4.2.66 FDE fd_db11

4.4.2.67	FDE fd_db12
4.4.2.68	FDE fd_db13
4.4.2.69	FDE fd_db14
4.4.2.70	FDE fd_db15
4.4.2.71	FDE fd_db16
4.4.2.72	FDE fd_db17
4.4.2.73	FDE fd_db18
4.4.2.74	FDE fd₋db19
4.4.2.75	FDE fd_db20
4.4.2.76	FDE fd_db21
4.4.2.77	FDE fd_db22
4.4.2.78	FDE fd_db23
4.4.2.79	FDE fd_db24
4.4.2.80	FDE fd_db25
4.4.2.81	FDE fd_db26
4.4.2.82	FDE fd_db27
4.4.2.83	FDE fd_db28
4.4.2.84	FDE fd_db29
4.4.2.85	FDP fdp₋rst
4.4.2.86	FDR sync_gen
4.4.2.87	FDRE fdc_ra0
4.4.2.88	FDRE fdc_ra1
4.4.2.89	FDRE fdc_ra2


The documentation for this enum was generated from the following file:

· convert_30to15_fifo.v

4.4.2.90 FDRE fdc_ra3

4.5 decode Enum Reference

Inheritance diagram for decode:



Additional Inherited Members

	4.5.1	Member	Function	Docume	ntation
--	-------	--------	-----------------	--------	---------

- 4.5.1.1
- 4.5.1.2
- 4.5.1.3
- 4.5.1.4
- 4.5.1.5
- 4.5.2 Member Data Documentation
- 4.5.2.1 reset wire
- 4.5.2.2 pclk wire
- 4.5.2.3 pclkx2 wire
- 4.5.2.4 pclkx10 wire
- 4.5.2.5 serdesstrobe wire
- 4.5.2.6 din_p wire
- 4.5.2.7 din_n wire
- 4.5.2.8 other_ch0_vld wire
- 4.5.2.9 other_ch1_vld wire
- 4.5.2.10 other_ch0_rdy wire
- 4.5.2.11 other_ch1_rdy wire
- 4.5.2.12 iamvld wire
- 4.5.2.13 iamrdy wire

```
4.5.2.14 psalgnerr wire
4.5.2.15 c0 reg
4.5.2.16 c1 reg
4.5.2.17 de reg
4.5.2.18 sdout reg[ 9:0]
4.5.2.19 dout reg[7:0]
4.5.2.20 flipgear
4.5.2.21 flipgearx2
4.5.2.22 toggle
4.5.2.23 rx_toggle
4.5.2.24 raw5bit
4.5.2.25 raw5bit_q
4.5.2.26 rawword
4.5.2.27 bitslipx2
4.5.2.28 bitslip_q
4.5.2.29 bitslip
4.5.2.30 rawdata
4.5.2.31 sdata
4.5.2.32 CTRLTOKEN0
4.5.2.33 CTRLTOKEN1
4.5.2.34 CTRLTOKEN2
4.5.2.35 CTRLTOKEN3
4.5.2.36 data
4.5.2.37 chnlbond cbnd
4.5.2.38 phsaligner phsalgn_0
```

The documentation for this enum was generated from the following file:

· decode.v

4.5.2.39 serdes_1_to_5_diff_data des_0

4.6 dpimref Entity Reference

Inheritance diagram for dpimref:



Entities

· Behavioral architecture

Ports

- · mclk in std_logic
- pdb inout std_logic_vector(7 downto 0)
- · astb in std_logic
- · dstb in std_logic
- pwr in std_logic
- pwait out std_logic
- rgLed out std_logic_vector(7 downto 0)
- rgSwt in std_logic_vector(7 downto 0)
- rgBtn in std_logic_vector(5 downto 0)
- · btn in std_logic
- · Idg out std_logic
- · led out std_logic
- resX in std_logic_vector(15 downto 0)
- resY in std_logic_vector(15 downto 0)
- rgb in std_logic_vector(23 downto 0)

4.6.1 Member Data Documentation

```
4.6.1.1 astb in std_logic [Port]
4.6.1.2 btn in std_logic [Port]
4.6.1.3 dstb in std_logic [Port]
4.6.1.4 ldg out std_logic [Port]
4.6.1.5 led out std_logic [Port]
4.6.1.6 mclk in std_logic [Port]
4.6.1.7 pdb inout std_logic_vector(7 downto 0) [Port]
4.6.1.8 pwait out std_logic [Port]
```

4.6.1.9 pwr in std_logic [Port]


```
4.6.1.10 resX in std_logic_vector( 15 downto 0 ) [Port]
4.6.1.11 resY in std_logic_vector( 15 downto 0 ) [Port]
4.6.1.12 rgb in std_logic_vector( 23 downto 0 ) [Port]
4.6.1.13 rgBtn in std_logic_vector( 5 downto 0 ) [Port]
4.6.1.14 rgLed out std_logic_vector( 7 downto 0 ) [Port]
4.6.1.15 rgSwt in std_logic_vector( 7 downto 0 ) [Port]
```

The documentation for this class was generated from the following file:

· dpimref.vhd

4.7 DRAM16XN Enum Reference

Inheritance diagram for DRAM16XN:



4.7.1 Member Data Documentation

```
4.7.1.1 data_width
4.7.1.2 DATA_IN [data_width - 1 : 0]
4.7.1.3 ADDRESS [ 3 : 0 ]
4.7.1.4 ADDRESS_DP [ 3 : 0 ]
4.7.1.5 WRITE_EN
4.7.1.6 CLK
4.7.1.7 O_DATA_OUT_DP [data_width - 1 : 0 ]
```

4.7.1.8 O_DATA_OUT [data_width - 1 : 0]


4.7.1.9 RAM16X1D i_RAM16X1D_U

The documentation for this enum was generated from the following file:

DRAM16XN.v

4.8 dvi_decoder Enum Reference

Inheritance diagram for dvi_decoder:



Additional Inherited Members

- 4.8.1 Member Data Documentation
- 4.8.1.1 tmdsclk_p wire
- 4.8.1.2 tmdsclk_n wire
- 4.8.1.3 blue_p wire
- 4.8.1.4 green_p wire
- 4.8.1.5 red_p wire
- 4.8.1.6 blue_n wire
- 4.8.1.7 green_n wire
- 4.8.1.8 red_n wire
- 4.8.1.9 exrst wire
- 4.8.1.10 reset wire
- 4.8.1.11 pclk wire
- 4.8.1.12 pclkx2 wire
- 4.8.1.13 pclkx10 wire
- 4.8.1.14 pllclk0 wire

- 4.8.1.15 pllclk1 wire
- 4.8.1.16 pllclk2 wire
- 4.8.1.17 pll_lckd wire
- 4.8.1.18 serdesstrobe wire
- 4.8.1.19 tmdsclk wire
- 4.8.1.20 hsync wire
- 4.8.1.21 vsync wire
- 4.8.1.22 de wire
- 4.8.1.23 blue_vld wire
- 4.8.1.24 green_vld wire
- 4.8.1.25 red_vld wire
- 4.8.1.26 blue_rdy wire
- 4.8.1.27 green_rdy wire
- 4.8.1.28 red_rdy wire
- 4.8.1.29 psalgnerr wire
- 4.8.1.30 sdout wire[29 : 0]
- 4.8.1.31 red wire[7:0]
- 4.8.1.32 green wire[7 : 0]
- 4.8.1.33 blue wire[7:0]
- 4.8.1.34 sdout_blue
- 4.8.1.35 sdout_green
- 4.8.1.36 sdout_red
- 4.8.1.37 de_b
- 4.8.1.38 de_g
- 4.8.1.39 de_r
- 4.8.1.40 blue_psalgnerr
- 4.8.1.41 green_psalgnerr
- 4.8.1.42 red_psalgnerr

```
4.8.1.43 rxclkint
4.8.1.44 rxclk
4.8.1.45 bufpll_lock
4.8.1.46 BUFG tmdsclk_bufg
Reimplemented in dvi_demo (p. 26), and dvi_demo (p. 26).
4.8.1.47 BUFG pclkbufg
Reimplemented in dvi_demo (p. 26), and dvi_demo (p. 26).
4.8.1.48 BUFG pclkx2bufg
Reimplemented in dvi_demo (p. 26), and dvi_demo (p. 26).
4.8.1.49 BUFIO2 bufio_tmdsclk
4.8.1.50 BUFPLL ioclk_buf
Reimplemented in dvi_demo (p. 26).
4.8.1.51 decode dec_b
4.8.1.52 decode dec_g
4.8.1.53 decode dec_r
4.8.1.54 IBUFDS ibuf_rxclk
Reimplemented from serdes_1_to_5_diff_data (p. 42).
4.8.1.55 PLL_BASE PLL_ISERDES
```


Reimplemented in dvi_demo (p. 26).

The documentation for this enum was generated from the following file:

· dvi_decoder.v

4.9 dvi_demo Enum Reference

Inheritance diagram for dvi_demo:



Additional Inherited Members

```
4.9.1 Member Data Documentation
4.9.1.1 rst_n wire
4.9.1.2 clk wire
4.9.1.3 RX0_TMDS wire[ 3:0]
4.9.1.4 RX0_TMDSB wire[ 3 : 0 ]
4.9.1.5 TX0_TMDS wire[ 3 : 0 ]
4.9.1.6 TX0_TMDSB wire[ 3 : 0 ]
4.9.1.7 rgb wire[ 23 : 0 ]
4.9.1.8 rgb_de wire
4.9.1.9 hsync wire
4.9.1.10 vsync wire
4.9.1.11 pclk wire
4.9.1.12 SW wire
4.9.1.13 LED wire[4:0]
4.9.1.14 clk10x wire
4.9.1.15 rx0_pclk
4.9.1.16 rx0_pclkx2
4.9.1.17 rx0_pclkx10
4.9.1.18 rx0_pllclk0
4.9.1.19 rx0_plllckd
4.9.1.20 rx0_reset
```

4.9.1.21 rx0_serdesstrobe

- 4.9.1.22 rx0_hsync
- 4.9.1.23 rx0_vsync
- 4.9.1.24 rx0_de
- 4.9.1.25 rx0_psalgnerr
- 4.9.1.26 rx0_red
- 4.9.1.27 rx0_green
- 4.9.1.28 rx0_blue
- 4.9.1.29 rx0_sdata
- 4.9.1.30 rx0_blue_vld
- 4.9.1.31 rx0_green_vld
- 4.9.1.32 rx0_red_vld
- 4.9.1.33 rx0_blue_rdy
- 4.9.1.34 rx0_green_rdy
- 4.9.1.35 rx0_red_rdy
- 4.9.1.36 Y
- 4.9.1.37 tx0_de
- 4.9.1.38 tx0_pclk
- 4.9.1.39 tx0_pclkx2
- 4.9.1.40 tx0_pclkx10
- 4.9.1.41 tx0_serdesstrobe
- 4.9.1.42 tx0_reset
- 4.9.1.43 tx0_blue
- 4.9.1.44 tx0_green
- 4.9.1.45 tx0_red
- 4.9.1.46 tx0_hsync
- 4.9.1.47 tx0_vsync
- 4.9.1.48 tx0_pll_reset
- 4.9.1.49 tx0_clkfbout

- 4.9.1.50 tx0_clkfbin
- 4.9.1.51 tx0_plllckd
- 4.9.1.52 tx0_pllclk0
- 4.9.1.53 tx0_pllclk2
- 4.9.1.54 tx0_bufpII_lock
- 4.9.1.55 BUFG tx0_clkfb_buf

Reimplemented from dvi_decoder (p. 23).

4.9.1.56 BUFG tx0_pclkx2_buf

Reimplemented from dvi_decoder (p. 23).

- 4.9.1.57 BUFGMUX tx0_bufg_pclk
- 4.9.1.58 BUFPLL tx0_ioclk_buf

Reimplemented from dvi_decoder (p. 23).

- 4.9.1.59 dvi_decoder dvi_rx0
- 4.9.1.60 dvi_encoder_top dvi_tx0
- 4.9.1.61 PLL_BASE PLL_OSERDES_0


Reimplemented from **dvi_decoder** (p. 23).

The documentation for this enum was generated from the following file:

dvi_demo.v

4.10 dvi_encoder_top Enum Reference

Inheritance diagram for dvi_encoder_top:



Additional Inherited Members

4.10.1	Member Function Documentation
4.10.1.1	
4.10.1.2	
4.10.2	Member Data Documentation
4.10.2.1	pclk wire
4.10.2.2	pclkx2 wire
4.10.2.3	pclkx10 wire
4.10.2.4	serdesstrobe wire
4.10.2.5	rstin wire
4.10.2.6	blue_din wire[7 : 0]
4.10.2.7	green_din wire[7 : 0]
4.10.2.8	red_din wire[7 : 0]
4.10.2.9	hsync wire
4.10.2.10	vsync wire
4.10.2.11	de wire
4.10.2.12	TMDS wire[3:0]
4.10.2.13	TMDSB wire[3 : 0]
4.10.2.14	red
4.10.2.15	green
4.10.2.16	blue
4.10.2.17	tmds_data0
4.10.2.18	tmds_data1
4.10.2.19	tmds_data2
4.10.2.20	tmdsint
4.10.2.21	tmdsclkint
4.10.2.22	toggle
4.10.2.23	tmdsclk

```
      4.10.2.24
      s_data

      4.10.2.25
      convert_30to15_fifo pixel2x

      4.10.2.26
      encode encb

      4.10.2.27
      encode encg

      4.10.2.28
      encode encr

      4.10.2.29
      OBUFDS TMDS3

      4.10.2.30
      OBUFDS TMDS0

      4.10.2.31
      OBUFDS TMDS1

      4.10.2.32
      OBUFDS TMDS2

      4.10.2.33
      serdes_n_to_1 clkout

      4.10.2.34
      serdes_n_to_1 oserdes0

      4.10.2.35
      serdes_n_to_1 oserdes1


      4.10.2.36
      serdes_n_to_1 oserdes2
```

The documentation for this enum was generated from the following file:

· dvi_encoder_top.v

4.11 edid_master_slave_hack Enum Reference

Inheritance diagram for edid_master_slave_hack:



Additional Inherited Members

4.11.1 Detailed Description

This module handles the communication of EDID structure with PC and monitor/projector. It contains two submodules and one sequaltial logic block. The sequaltial logic block reads the EDID from monitor when it detects the HPD from monitor by using edidmaster block. at the same time it pulls the HPD connected with PC HDMI to down, simulating the HDP disconnect. Then PC initiates the i2c communication with FPGA using edidslave block and reads the EDID structure.

4.11.2 Member Function Documentation

4.11.2.1

//% start reading from lcd on the rising edge of hpd

4.11.3 Member Data Documentation

- 4.11.3.1 rst n
- 4.11.3.2 clk
- 4.11.3.3 sda_lcd
- 4.11.3.4 scl_lcd
- 4.11.3.5 sda_pc
- 4.11.3.6 scl_pc
- 4.11.3.7 hpd_lcd
- 4.11.3.8 hpd_pc reg
- 4.11.3.9 stop
- 4.11.3.10 dvi_only
- 4.11.3.11 edid_byte_lcd
- 4.11.3.12 counter
- 4.11.3.13 segments
- 4.11.3.14 segment_count
- 4.11.3.15 debounce_hpd
- 4.11.3.16 hpda_stable
- 4.11.3.17 hpda_stable_q
- 4.11.3.18 start_reading
- 4.11.3.19 edid_byte_lcd_en

4.11.3.20 edidmaster edid_master

//% debounce hpd_lcd

//% assuming only edid segment and then will be updated after //% edid segment //% only dvi resolution so dont read further. //% edid extensions //% only dvi resolution so dont read further. //% hdmi detected //% EDID master module for reading edid from LCD

4.11.3.21 edidslave edid_slave


//% EDID slave for transmiting EDID to PC

The documentation for this enum was generated from the following file:

edid_master_slave_hack.v

4.12 edidmaster Enum Reference

Inheritance diagram for edidmaster:



4.12.1 Detailed Description

EDID master for reading edid structure from monitor. the output is in byte format in "sdadata" on the rising edge of out_en

4.12.2 Member Function Documentation

4.12.2.1

4.12.3 Member Data Documentation

4.12.3.1 clk

4.12.3.2 stop_reading

4.12.3.3 rst_n

4.12.3.4 scl reg

4.12.3.5 sda

4.12.3.6 start

4.12.3.7 address_w [7 : 0]

4.12.3.8 address_r [7 : 0]

4.12.3.9 reg0[7:0]

4.12.3.10 sdadata reg[7:0]

4.12.3.11 out_en reg

- 4.12.3.12 sdain
- 4.12.3.13 sdaout
- 4.12.3.14 INI

//% state machine states


- 4.12.3.15 WAIT_FOR_START
- 4.12.3.16 **GEN_START**
- 4.12.3.17 WRITE_BYTE_ADD_W
- 4.12.3.18 FREE_SDA_ADD_W
- 4.12.3.19 WAIT_WRITE_BYTE_ACK_ADD
- 4.12.3.20 WRITE_BYTE_REG
- 4.12.3.21 FREE_SDA_REG
- 4.12.3.22 WAIT_WRITE_BYTE_ACK_REG
- 4.12.3.23 WRITE_BYTE_ADD_R
- 4.12.3.24 FREE_SDA_ADD_R
- 4.12.3.25 WAIT_WRITE_BYTE_ACK_ADD_R
- 4.12.3.26 **READ_DATA**
- 4.12.3.27 SEND_READ_ACK
- 4.12.3.28 RELESASE_ACK
- 4.12.3.29 **GEN_START2**
- 4.12.3.30 SKIP1
- 4.12.3.31 state
- 4.12.3.32 scl_counter
- 4.12.3.33 scl_q
- 4.12.3.34 middle_scl
- 4.12.3.35 bitcount

The documentation for this enum was generated from the following file:

· edidmaster.v

4.13 edidrom Enum Reference

Inheritance diagram for edidrom:



4.13.1 Detailed Description

ROM for EDID DVI structure only, not for HDMI.

4.13.2 Member Function Documentation

4.13.2.1

4.13.3 Member Data Documentation

4.13.3.1 clk

4.13.3.2 adr[7:0]

4.13.3.3 data[7:0]


4.13.3.4 data

The documentation for this enum was generated from the following file:

· edidrom.v

4.14 edidslave Enum Reference

Inheritance diagram for edidslave:



Additional Inherited Members

4.14.1 Detailed Description

EDID Slave for communication with PC. dvi_only signal will select which rom to send to pc depending on the monitor connected. if no monitor is connected only dvi rom is transmitted.

4.14.2 Member Function Documentation

4.14.2.1

4.14.3 Member Data Documentation

4.14.3.1 RELEASE_SEND_ADDRESS_ACK_AGAIN

4.14.3.2 state

4.14.3.3 scl_risingedge

4.14.3.4 scl_fallingedge

4.14.3.5 start

4.14.3.6 stop

4.14.3.7 bitcount

4.14.3.8 sdadata

address confirmations is not implemeted yet // need to think about it in future. // before sending ack check the address

```
4.14.3.9 scl_debounce
```

4.14.3.10 scl_stable

4.14.3.11 sdain_q

4.14.3.12 scl_q

4.14.3.13 clk

4.14.3.14 rst_n

4.14.3.15 scl

4.14.3.16 sda

4.14.3.17 dvi_only

4.14.3.18 adr

4.14.3.19 data


- 4.14.3.20 data_hdmi
- 4.14.3.21 sdain
- 4.14.3.22 sdaout
- 4.14.3.23 INI
- 4.14.3.24 WAIT_FOR_START
- 4.14.3.25 READ_ADDRESS
- 4.14.3.26 SEND_ADDRESS_ACK
- 4.14.3.27 READ_REGISTER_ADDRESS
- 4.14.3.28 SEND_REGISTER_ADDRESS_ACK
- 4.14.3.29 WAIT_FOR_START_AGAIN
- 4.14.3.30 READ_ADDRESS_AGAIN
- 4.14.3.31 SEND_ADDRESS_ACK_AGAIN
- 4.14.3.32 WRITE_BYTE
- 4.14.3.33 FREE_SDA
- 4.14.3.34 WAIT_WRITE_BYTE_ACK
- 4.14.3.35 RELEASE_SEND_REGISTER_ADDRESS_ACK
- 4.14.3.36 RELESASE_ADDRESS_ACK
- 4.14.3.37 edidrom edid_rom
- 4.14.3.38 hdmirom hdmi_rom

The documentation for this enum was generated from the following file:

· edidslave.v

4.15 encode Enum Reference

Inheritance diagram for encode:



4.15.1 Member Function Documentation

- 4.15.1.1
- 4.15.1.2
- 4.15.1.3
- 4.15.1.4
- 4.15.2 Member Data Documentation
- 4.15.2.1 clkin
- 4.15.2.2 rstin
- 4.15.2.3 din[7:0]
- 4.15.2.4 c0
- 4.15.2.5 c1
- 4.15.2.6 de
- 4.15.2.7 dout reg[9:0]
- 4.15.2.8 n1d
- 4.15.2.9 din_q
- 4.15.2.10 decision1
- 4.15.2.11 q_m
- 4.15.2.12 n1q_m
- 4.15.2.13 n0q_m
- 4.15.2.14 CTRLTOKEN0
- 4.15.2.15 CTRLTOKEN1
- 4.15.2.16 CTRLTOKEN2

4.15.2.17 CTRLTOKEN3

4.15.2.18 cnt

4.15.2.19 decision2

4.15.2.20 decision3

4.15.2.21 de_q

4.15.2.22 de_reg

4.15.2.23 c0_q

4.15.2.24 c1_q

4.15.2.25 c0_reg

4.15.2.26 c1_reg

4.15.2.27 q_m_reg

The documentation for this enum was generated from the following file:

· encode.v

4.16 gen_start Enum Reference

Inheritance diagram for gen_start:



4.16.1 Detailed Description

This module calculates the resolution of the image being displayed so that we can use it in the header of jpeg encoder.

4.16.2 Member Function Documentation

4.16.2.1

4.16.3 Member Data Documentation

4.16.3.1 rst_n wire

4.16.3.2 clk wire

4.16.3.3 de


```
4.16.3.4 hsync
4.16.3.5 vsync
4.16.3.6 pclk
4.16.3.7 rgb [ 23 : 0 ]
4.16.3.8 rgb0 reg[ 23 : 0 ]
4.16.3.9 start reg
4.16.3.10 pclk_q
4.16.3.11 vsync_q
4.16.3.12 hsync_q
4.16.3.13 de_q
4.16.3.14 pclk_risingedge
4.16.3.15 hsync_risingedge
4.16.3.16 vsync_risingedge
4.16.3.17 de_risingedge
4.16.3.18 vsync_detected
```

The documentation for this enum was generated from the following file:

· gen start.v

4.17 hdmi2usb Enum Reference

Inheritance diagram for hdmi2usb:



Additional Inherited Members

4.17.1 Detailed Description

HDMI rom for storing edid structure. This structure has one extenstion block contains the HDMI resolutions.

4.17.2 Member Function Documentation

4.17.2.1

4.17.3 Member Data Documentation

```
4.17.3.1 clk
```

4.17.3.2 adr[7:0]

4.17.3.3 data[7:0]


4.17.3.4 data

The documentation for this enum was generated from the following file:

· hdmirom.v

4.18 phsaligner Enum Reference

Inheritance diagram for phsaligner:



4.18.1 Member Function Documentation

4.18.1.1

4.18.1.2

4.18.1.3

4.18.1.4

4.18.1.5

4.18.1.6

4.18.1.7

4.18.1.8

4.18.1.9

4.18.2 Member Data Documentation

- 4.18.2.1 OPENEYE_CNT_WD
 4.18.2.2 CTKNCNTWD
 4.18.2.3 SRCHTIMERWD
 4.18.2.4 rst wire
- 4.18.2.5 clk wire
- 4.18.2.6 sdata wire[9 : 0]
- 4.18.2.7 flipgear reg
- 4.18.2.8 bitslip reg
- 4.18.2.9 psaligned reg
- 4.18.2.10 CTRLTOKEN0
- 4.18.2.11 CTRLTOKEN1
- 4.18.2.12 CTRLTOKEN2
- 4.18.2.13 CTRLTOKEN3
- 4.18.2.14 rcvd_ctkn
- 4.18.2.15 rcvd_ctkn_q
- 4.18.2.16 blnkbgn
- 4.18.2.17 ctkn_srh_timer
- 4.18.2.18 ctkn_srh_rst
- 4.18.2.19 ctkn_srh_tout
- 4.18.2.20 ctkn_counter
- 4.18.2.21 ctkn_cnt_rst
- 4.18.2.22 ctkn_cnt_tout
- 4.18.2.23 INIT
- 4.18.2.24 SEARCH
- 4.18.2.25 BITSLIP
- 4.18.2.26 RCVDCTKN
- 4.18.2.27 BLNKPRD
- 4.18.2.28 PSALGND


- 4.18.2.29 nSTATES
- 4.18.2.30 cstate
- 4.18.2.31 nstate
- 4.18.2.32 state_ascii
- 4.18.2.33 BLNKPRD_CNT_WD
- 4.18.2.34 blnkprd_cnt
- 4.18.2.35 bitslip_cnt

The documentation for this enum was generated from the following file:

· phsaligner.v

4.19 serdes_1_to_5_diff_data Enum Reference

Inheritance diagram for serdes_1_to_5_diff_data:



4.19.1 Member Function Documentation

- 4.19.1.1
- 4.19.1.2
- 4.19.1.3
- 4.19.2 Member Data Documentation
- 4.19.2.1 **DIFF_TERM**
- 4.19.2.2 SIM_TAP_DELAY
- 4.19.2.3 BITSLIP_ENABLE
- 4.19.2.4 use_phase_detector wire

4.19.2.5 datain_p wire 4.19.2.6 datain_n wire 4.19.2.7 rxioclk wire 4.19.2.8 rxserdesstrobe wire 4.19.2.9 reset wire 4.19.2.10 gclk wire 4.19.2.11 bitslip wire 4.19.2.12 data_out wire[4 : 0] 4.19.2.13 ddly_m 4.19.2.14 ddly_s 4.19.2.15 busys 4.19.2.16 rx_data_in 4.19.2.17 cascade 4.19.2.18 pd_edge 4.19.2.19 counter 4.19.2.20 state 4.19.2.21 cal_data_sint 4.19.2.22 busy_data 4.19.2.23 busy_data_d 4.19.2.24 cal_data_slave 4.19.2.25 enable 4.19.2.26 cal_data_master 4.19.2.27 rst_data 4.19.2.28 inc_data_int 4.19.2.29 inc_data 4.19.2.30 ce_data

4.19.2.31 valid_data_d

4.19.2.32 incdec_data_d

```
4.19.2.33 pdcounter4.19.2.34 valid_data4.19.2.35 incdec_data4.19.2.36 flag4.19.2.37 mux
```

4.19.2.38 ce_data_inta

4.19.2.39 incdec_data_or

4.19.2.40 incdec_data_im

4.19.2.41 valid_data_or

4.19.2.42 valid_data_im

4.19.2.43 busy_data_or

4.19.2.44 all_ce

4.19.2.45 debug_in

4.19.2.46 rxpdcntr

4.19.2.47 IBUFDS data_in

Reimplemented in dvi_decoder (p. 23).

```
4.19.2.48 IODELAY2 iodelay_m
```

4.19.2.49 IODELAY2 iodelay_s

4.19.2.50 ISERDES2 erdes_m


4.19.2.51 ISERDES2 erdes_s

The documentation for this enum was generated from the following file:

serdes_1_to_5_diff_data.v

4.20 serdes_n_to_1 Enum Reference

Inheritance diagram for serdes_n_to_1:



- 4.20.1 Member Data Documentation
- 4.20.1.1 SF integer
- 4.20.1.2 ioclk
- 4.20.1.3 serdesstrobe
- 4.20.1.4 reset
- 4.20.1.5 gclk
- 4.20.1.6 datain [SF 1 : 0]
- 4.20.1.7 iob_data_out
- 4.20.1.8 cascade_di
- 4.20.1.9 cascade_do
- 4.20.1.10 cascade_ti
- 4.20.1.11 cascade_to
- 4.20.1.12 mdatain
- 4.20.1.13 OSERDES2 oserdes_m
- 4.20.1.14 OSERDES2 oserdes_s

The documentation for this enum was generated from the following file:

serdes_n_to_1.v

Chapter 5

File Documentation

5 1	مام	#00 \	Eila	Deference	
51	caic	res v	FIIE	Reference	2

Entities

• entity calc_res

5.2 chnlbond.v File Reference

Entities

entity chnlbond

5.3 convert_30to15_fifo.v File Reference

Entities

• entity convert_30to15_fifo

5.4 decode.v File Reference

Entities

· entity decode

5.5 dpimref.vhd File Reference

Entities

- dpimref entity
- · Behavioral architecture

46 File Documentation

5.6 DRAM16XN.v File Reference

Entities

entity DRAM16XN

5.7 dvi_decoder.v File Reference

Entities

entity dvi_decoder

5.8 dvi_demo.v File Reference

Entities

• entity dvi_demo

5.9 dvi_encoder_top.v File Reference

Entities

entity dvi_encoder_top

5.10 edid_master_slave_hack.v File Reference

Entities

• entity edid_master_slave_hack

5.11 edidmaster.v File Reference

Entities

• entity edidmaster

5.12 edidrom.v File Reference

Entities

· entity edidrom

5.13 edidslave.v File Reference

Entities

• entity edidslave

5.14 encode.v File Reference

Entities

· entity encode

5.15 gen_start.v File Reference

Entities

• entity gen_start

5.16 hdmi2usb.v File Reference

Entities

entity hdmi2usb

5.17 hdmirom.v File Reference

Entities

entity hdmirom

5.18 phsaligner.v File Reference

Entities

• entity phsaligner

5.19 serdes_1_to_5_diff_data.v File Reference

Entities

entity serdes_1_to_5_diff_data

48 File Documentation

5.20 serdes_n_to_1.v File Reference

Entities

• entity serdes_n_to_1

Index

ADDR0	phsaligner, 39
convert_30to15_fifo, 13	BITSLIP_ENABLE
ADDR1	serdes_1_to_5_diff_data, 40
convert_30to15_fifo, 14	BLNKPRD
ADDR10	phsaligner, 39
convert_30to15_fifo, 14	BLNKPRD_CNT_WD
ADDR11	phsaligner, 40
convert_30to15_fifo, 14	BUFG
ADDR12	dvi_decoder, 23
convert_30to15_fifo, 14	dvi_demo, 26
ADDR13	BUFGMUX
convert_30to15_fifo, 14	dvi_demo, 26
ADDR14	BUFIO2
convert_30to15_fifo, 14	dvi_decoder, 23
ADDR15	BUFPLL
convert_30to15_fifo, 14	dvi_decoder, 23
ADDR2	dvi demo, 26
convert_30to15_fifo, 14	Behavioral, 7
ADDR3	bitcount
convert_30to15_fifo, 14	edidmaster, 31
ADDR4	edidslave, 33
convert_30to15_fifo, 14	bitslip
ADDR5	•
convert_30to15_fifo, 14	decode, 18
ADDR6	phsaligner, 39
convert_30to15_fifo, 14	serdes_1_to_5_diff_data, 41
ADDR7	bitslip_cnt
convert_30to15_fifo, 14	phsaligner, 40
ADDR8	bitslip_q
convert_30to15_fifo, 14	decode, 18
ADDR9	bitslipx2
convert_30to15_fifo, 14	decode, 18
ADDRESS	blnkbgn
DRAM16XN, 20	chnlbond, 12
ADDRESS DP	phsaligner, 39
DRAM16XN, 20	blnkprd_cnt
address r	phsaligner, 40
edidmaster, 30	blue
address w	dvi_decoder, 22
edidmaster, 30	dvi_encoder_top, 27
adr	blue_din
edidrom, 32	dvi_encoder_top, 27
edidslave, 33	blue_n
hdmirom, 38	dvi_decoder, 21
all ce	blue_p
serdes_1_to_5_diff_data, 42	dvi_decoder, 21
astb	blue_psalgnerr
dpimref, 19	dvi_decoder, 22
•	blue_rdy
BITSLIP	dvi_decoder, 22

50 INDEX

blue vld	cal data master
blue_vld dvi decoder, 22	cal_data_master
btn	serdes_1_to_5_diff_data, 41 cal_data_sint
dpimref, 19	serdes_1_to_5_diff_data, 41
bufpll_lock	cal data slave
dvi decoder, 23	serdes 1 to 5 diff data, 41
busEppData	calc_res, 10
dpimref::Behavioral, 8	clk, 10
busEppIn	de, 10
dpimref::Behavioral, 8	de_q, 10
busEppOut	de_risingedge, 10
dpimref::Behavioral, 8	hsync, 10
busy_data	hsync_q, 10
serdes_1_to_5_diff_data, 41	hsync_risingedge, 10
busy_data_d	PROCESS 0, 10
serdes_1_to_5_diff_data, 41	pclk, 11
busy_data_or	pclk_q, 10
serdes_1_to_5_diff_data, 42	pclk_risingedge, 10
busys	resX, 10
serdes_1_to_5_diff_data, 41	resX_q, 11
	resY, 11
c0	resY_q, 11
decode, 18	rst n, 10
encode, 35	vsync, 10
c0_q	vsync_q, 10
encode, 36	vsync_risingedge, 10
c0_reg	calc_res.v, 45
encode, 36	cascade
c1	serdes_1_to_5_diff_data, 41
decode, 18	cascade di
encode, 35	 serdes_n_to_1, 43
c1_q	cascade do
encode, 36	 serdes_n_to_1, 43
c1_reg encode, 36	cascade ti
CLK	 serdes_n_to_1, 43
DRAM16XN, 20	cascade_to
CTKNCNTWD	serdes_n_to_1, 43
phsaligner, 39	ce_data
CTRLTOKEN0	serdes_1_to_5_diff_data, 41
chnlbond, 12	ce_data_inta
decode, 18	serdes_1_to_5_diff_data, 42
encode, 35	chnlbond, 11
phsaligner, 39	blnkbgn, 12
CTRLTOKEN1	CTRLTOKEN0, 12
chnlbond, 12	CTRLTOKEN1, 12
decode, 18	CTRLTOKEN2, 12
encode, 35	CTRLTOKEN3, 12
phsaligner, 39	clk, 12
CTRLTOKEN2	DRAM16XN, 12
chnlbond, 12	decode, 18
decode, 18	dpfo_dout, 12
encode, 35	iamrdy, 12
phsaligner, 39	iamvld, 12
CTRLTOKEN3	next_blnkbgn, 12
chnlbond, 12	other_ch0_rdy, 12
decode, 18	other_ch0_vld, 12
encode, 35	other_ch1_rdy, 12
phsaligner, 39	other_ch1_vld, 12

PROCESS 19, 11	ADDR5, 14
PROCESS_20, 11	ADDR6, 14
PROCESS_21, 11	ADDR7, 14
	ŕ
PROCESS_22, 11	ADDR8, 14
PROCESS_23, 11	ADDR9, 14
PROCESS_24, 11	clk, 13
PROCESS_25, 11	clkx2, 13
PROCESS_26, 11	DRAM16XN, 14
PROCESS_27, 11	datain, 13
ra, 12	dataint, 13
ra_en, 12	dataout, 13
rawdata, 12	db, 14
rawdata_vld, 12	dvi_encoder_top, 28
rawdata_vld_q, 12	FD, 14, 15
rawdata_vld_rising, 12	FDC, 15
rcvd_ctkn, 12	FDE, 15, 16
rcvd_ctkn_q, 12	FDP, 16
sdata, 12	FDR, 16
skip_line, 12	FDRE, 16
wa, 12	
,	mux, 14
we, 12	PROCESS_28, 13
chnlbond.v, 45	PROCESS_29, 13
clk	ra, 13
calc_res, 10	ra_d, 13
chnlbond, 12	rst, 13
convert_30to15_fifo, 13	rstp, 14
dvi_demo, 24	rstsync, 14
edid_master_slave_hack, 29	rstsync_q, 14
edidmaster, 30	sync, 14
edidrom, 32	wa, 13
edidslave, 33	wa_d, 13
gen start, 36	convert_30to15_fifo.v, 45
hdmirom, 38	counter
phsaligner, 39	edid_master_slave_hack, 29
clk10x	serdes 1 to 5 diff data, 41
	cstate
dvi_demo, 24	
clkMain	phsaligner, 40
dpimref::Behavioral, 8	ctkn_cnt_rst
clkin	phsaligner, 39
encode, 35	ctkn_cnt_tout
clkx2	phsaligner, 39
convert_30to15_fifo, 13	ctkn_counter
cnt	phsaligner, 39
encode, 36	ctkn_srh_rst
cntr	phsaligner, 39
dpimref::Behavioral, 8	ctkn_srh_timer
convert 30to15 fifo, 13	phsaligner, 39
ADDR0, 13	ctkn_srh_tout
ADDR1, 14	phsaligner, 39
ADDR10, 14	ctlEppAstb
ADDR10, 14 ADDR11, 14	• •
	dpimref::Behavioral, 9
ADDR12, 14	ctlEppAwr
ADDR13, 14	dpimref::Behavioral, 9
ADDR14, 14	ctlEppDir
ADDR15, 14	dpimref::Behavioral, 9
ADDR2, 14	ctlEppDstb
ADDR3, 14	dpimref::Behavioral, 9
ADDR4, 14	ctlEppDwr

dpimref::Behavioral, 9	dvi_decoder, 22
ctlEppWait	de_g
dpimref::Behavioral, 9	dvi_decoder, 22
ctlEppWr	de_q
dpimref::Behavioral, 9	calc_res, 10
···	encode, 36
DATA_IN	gen_start, 37
DRAM16XN, 20	de_r
DIFF_TERM	dvi decoder, 22
serdes_1_to_5_diff_data, 40	de_reg
DRAM16XN, 20	encode, 36
ADDRESS, 20	de_risingedge
ADDRESS_DP, 20	calc_res, 10
CLK, 20	gen_start, 37
chnlbond, 12	debounce_hpd
convert_30to15_fifo, 14	edid_master_slave_hack, 29
DATA_IN, 20	debug in
data_width, 20	serdes_1_to_5_diff_data, 42
O_DATA_OUT, 20	decision1
O_DATA_OUT_DP, 20	encode, 35
RAM16X1D, 20	
WRITE_EN, 20	decision2
DRAM16XN.v, 46	encode, 36
data	decision3
decode, 18	encode, 36
edidrom, 32	decode, 16
edidslave, 33	bitslip, 18
hdmirom, 38	bitslip_q, 18
data_hdmi	bitslipx2, 18
edidslave, 33	c0, 18
data_out	c1, 18
serdes_1_to_5_diff_data, 41	CTRLTOKEN0, 18
data_width	CTRLTOKEN1, 18
DRAM16XN, 20	CTRLTOKEN2, 18
datain	CTRLTOKEN3, 18
convert_30to15_fifo, 13	chnlbond, 18
serdes_n_to_1, 43	data, 18
datain n	de, 18
serdes_1_to_5_diff_data, 41	din_n, 17
datain p	din_p, 17
serdes_1_to_5_diff_data, 40	dout, 18
dataint	dvi_decoder, 23
convert_30to15_fifo, 13	flipgear, 18
dataout	flipgearx2, 18
convert_30to15_fifo, 13	iamrdy, 17
db	iamvld, 17
convert 30to15 fifo, 14	other_ch0_rdy, 17
ddly_m	other_ch0_vld, 17
serdes_1_to_5_diff_data, 41	other_ch1_rdy, 17
ddly_s	other_ch1_vld, 17
serdes_1_to_5_diff_data, 41	PROCESS 30, 17
de	PROCESS_31, 17
calc res, 10	PROCESS_32, 17
decode, 18	PROCESS 33, 17
dvi_decoder, 22	PROCESS 34, 17
dvi_encoder_top, 27	pclk, 17
encode, 35	pclkx10, 17
gen_start, 36	pclkx2, 17
de_b	phsaligner, 18
~~_~	produgitor, 10

psalgnerr, 17	PROCESS_11, 8
raw5bit, 18	PROCESS_12, 8
raw5bit_q, 18	PROCESS_2, 8
rawdata, 18	PROCESS_3, 8
rawword, 18	PROCESS_4, 8
reset, 17	PROCESS_5, 8
rx_toggle, 18	PROCESS_6, 8
sdata, 18	PROCESS 7, 8
sdout, 18	PROCESS_8, 8
serdes_1_to_5_diff_data, 18	PROCESS_9, 8
serdesstrobe, 17	regData0, 9
toggle, 18	regData1, 9
decode.v, 45	regData2, 9
din	regData3, 9
encode, 35	regData4, 9
din n	regData4, 9
decode, 17	_
	regData6, 9
din_p	regData7, 9
decode, 17	regEppAdr, 9
din_q	regLed, 9
encode, 35	stEppArdA, 9
dout	stEppArdB, 9
decode, 18	stEppAwrA, 9
encode, 35	stEppAwrB, 9
dpfo_dout	stEppCur, 9
chnlbond, 12	stEppDrdA, 9
dpimref, 19	stEppDrdB, 9
astb, 19	stEppDwrA, 9
btn, 19	stEppDwrB, 9
dstb, 19	stEppNext, 9
ldg, 19	stEppReady, 9
led, 19	dstb
mclk, 19	dpimref, 19
pdb, 19	dvi_decoder, 21
pwait, 19	BUFG, 23
pwr, 19	BUFIO2, 23
resX, 19	BUFPLL, 23
resY, 20	blue, 22
rgBtn, 20	blue_n, 21
rgLed, 20	blue_p, 21
rgSwt, 20	blue_psalgnerr, 22
rgb, 20	blue_rdy, 22
dpimref.vhd, 45	blue_vld, 22
dpimref::Behavioral	bufpll_lock, 23
busEppData, 8	de, 22
busEppIn, 8	de_b, 22
busEppOut, 8	de g, 22
clkMain, 8	de_r, 22
entr, 8	de_1, 22 decode, 23
ctlEppAstb, 9	dvi_demo, 26
ctlEppAsto, 9 ctlEppAwr, 9	exrst, 21
ctlEppDir, 9	
ctlEppDstb, 9	green, 22
• •	green_n, 21
ctlEppDwr, 9	green_p, 21
ctlEppWait, 9	green_psalgnerr, 22
ctlEppWr, 9	green_rdy, 22
PROCESS_1, 8	green_vld, 22
PROCESS_10, 8	hsync, 22

IBUFDS, 23	rx0_plllckd, 24
PLL_BASE, 23	rx0_psalgnerr, 25
pclk, 21	rx0_red, 25
pclkx10, 21	rx0_red_rdy, 25
pclkx2, 21	rx0_red_vld, 25
pll lckd, 22	rx0_reset, 24
pliciko, 21	rx0_sdata, 25
plicik1, 21	rx0_serdesstrobe, 24
plicik1, 21	rx0_serdessirobe, 24
•	— ·
psalgnerr, 22	SW, 24
red, 22	TX0_TMDS, 24
red_n, 21	TX0_TMDSB, 24
red_p, 21	tx0_blue, 25
red_psalgnerr, 22	tx0_bufpll_lock, 26
red_rdy, 22	tx0_clkfbin, 25
red_vld, 22	tx0_clkfbout, 25
reset, 21	tx0_de, 25
rxclk, 23	tx0_green, 25
rxclkint, 22	tx0_hsync, 25
sdout, 22	tx0_pclk, 25
•	-
sdout_blue, 22	tx0_pclkx10, 25
sdout_green, 22	tx0_pclkx2, 25
sdout_red, 22	tx0_pll_reset, 25
serdesstrobe, 22	tx0_pllclk0, 26
tmdsclk, 22	tx0_pllclk2, 26
tmdsclk_n, 21	tx0_plllckd, 26
tmdsclk_p, 21	tx0_red, 25
vsync, 22	tx0_reset, 25
dui decedent 40	tyO cardocatroba OF
dvi_decoder.v, 46	tx0_serdesstrobe, 25
dvi_demo, 23	tx0_vsync, 25
dvi_demo, 23 BUFG, 26	tx0_vsync, 25 vsync, 24
dvi_demo, 23 BUFG, 26 BUFGMUX, 26	tx0_vsync, 25 vsync, 24 Y, 25
dvi_demo, 23 BUFG, 26 BUFGMUX, 26 BUFPLL, 26	tx0_vsync, 25 vsync, 24 Y, 25 dvi_demo.v, 46
dvi_demo, 23 BUFG, 26 BUFGMUX, 26 BUFPLL, 26 clk, 24	tx0_vsync, 25 vsync, 24 Y, 25 dvi_demo.v, 46 dvi_encoder_top, 26
dvi_demo, 23 BUFG, 26 BUFGMUX, 26 BUFPLL, 26 clk, 24 clk10x, 24	tx0_vsync, 25 vsync, 24 Y, 25 dvi_demo.v, 46 dvi_encoder_top, 26 blue, 27
dvi_demo, 23 BUFG, 26 BUFGMUX, 26 BUFPLL, 26 clk, 24 clk10x, 24 dvi_decoder, 26	tx0_vsync, 25 vsync, 24 Y, 25 dvi_demo.v, 46 dvi_encoder_top, 26 blue, 27 blue_din, 27
dvi_demo, 23 BUFG, 26 BUFGMUX, 26 BUFPLL, 26 clk, 24 clk10x, 24 dvi_decoder, 26 dvi_encoder_top, 26	tx0_vsync, 25 vsync, 24 Y, 25 dvi_demo.v, 46 dvi_encoder_top, 26 blue, 27 blue_din, 27 convert_30to15_fifo, 28
dvi_demo, 23 BUFG, 26 BUFGMUX, 26 BUFPLL, 26 clk, 24 clk10x, 24 dvi_decoder, 26 dvi_encoder_top, 26 hsync, 24	tx0_vsync, 25 vsync, 24 Y, 25 dvi_demo.v, 46 dvi_encoder_top, 26 blue, 27 blue_din, 27 convert_30to15_fifo, 28 de, 27
dvi_demo, 23 BUFG, 26 BUFGMUX, 26 BUFPLL, 26 clk, 24 clk10x, 24 dvi_decoder, 26 dvi_encoder_top, 26 hsync, 24 LED, 24	tx0_vsync, 25 vsync, 24 Y, 25 dvi_demo.v, 46 dvi_encoder_top, 26 blue, 27 blue_din, 27 convert_30to15_fifo, 28 de, 27 dvi_demo, 26
dvi_demo, 23 BUFG, 26 BUFGMUX, 26 BUFPLL, 26 clk, 24 clk10x, 24 dvi_decoder, 26 dvi_encoder_top, 26 hsync, 24 LED, 24 PLL_BASE, 26	tx0_vsync, 25 vsync, 24 Y, 25 dvi_demo.v, 46 dvi_encoder_top, 26 blue, 27 blue_din, 27 convert_30to15_fifo, 28 de, 27 dvi_demo, 26 encode, 28
dvi_demo, 23 BUFG, 26 BUFGMUX, 26 BUFPLL, 26 clk, 24 clk10x, 24 dvi_decoder, 26 dvi_encoder_top, 26 hsync, 24 LED, 24 PLL_BASE, 26 pclk, 24	tx0_vsync, 25 vsync, 24 Y, 25 dvi_demo.v, 46 dvi_encoder_top, 26 blue, 27 blue_din, 27 convert_30to15_fifo, 28 de, 27 dvi_demo, 26
dvi_demo, 23 BUFG, 26 BUFGMUX, 26 BUFPLL, 26 clk, 24 clk10x, 24 dvi_decoder, 26 dvi_encoder_top, 26 hsync, 24 LED, 24 PLL_BASE, 26	tx0_vsync, 25 vsync, 24 Y, 25 dvi_demo.v, 46 dvi_encoder_top, 26 blue, 27 blue_din, 27 convert_30to15_fifo, 28 de, 27 dvi_demo, 26 encode, 28
dvi_demo, 23 BUFG, 26 BUFGMUX, 26 BUFPLL, 26 clk, 24 clk10x, 24 dvi_decoder, 26 dvi_encoder_top, 26 hsync, 24 LED, 24 PLL_BASE, 26 pclk, 24	tx0_vsync, 25 vsync, 24 Y, 25 dvi_demo.v, 46 dvi_encoder_top, 26 blue, 27 blue_din, 27 convert_30to15_fifo, 28 de, 27 dvi_demo, 26 encode, 28 green, 27
dvi_demo, 23 BUFG, 26 BUFGMUX, 26 BUFPLL, 26 clk, 24 clk10x, 24 dvi_decoder, 26 dvi_encoder_top, 26 hsync, 24 LED, 24 PLL_BASE, 26 pclk, 24 RX0_TMDS, 24	tx0_vsync, 25 vsync, 24 Y, 25 dvi_demo.v, 46 dvi_encoder_top, 26 blue, 27 blue_din, 27 convert_30to15_fifo, 28 de, 27 dvi_demo, 26 encode, 28 green, 27 green_din, 27
dvi_demo, 23 BUFG, 26 BUFGMUX, 26 BUFPLL, 26 clk, 24 clk10x, 24 dvi_decoder, 26 dvi_encoder_top, 26 hsync, 24 LED, 24 PLL_BASE, 26 pclk, 24 RX0_TMDS, 24 RX0_TMDSB, 24 rgb, 24	tx0_vsync, 25 vsync, 24 Y, 25 dvi_demo.v, 46 dvi_encoder_top, 26 blue, 27 blue_din, 27 convert_30to15_fifo, 28 de, 27 dvi_demo, 26 encode, 28 green, 27 green_din, 27 hsync, 27 OBUFDS, 28
dvi_demo, 23 BUFG, 26 BUFGMUX, 26 BUFPLL, 26 clk, 24 clk10x, 24 dvi_decoder, 26 dvi_encoder_top, 26 hsync, 24 LED, 24 PLL_BASE, 26 pclk, 24 RX0_TMDS, 24 RX0_TMDSB, 24 rgb_de, 24	tx0_vsync, 25 vsync, 24 Y, 25 dvi_demo.v, 46 dvi_encoder_top, 26 blue, 27 blue_din, 27 convert_30to15_fifo, 28 de, 27 dvi_demo, 26 encode, 28 green, 27 green_din, 27 hsync, 27 OBUFDS, 28 PROCESS_35, 27
dvi_demo, 23 BUFG, 26 BUFGMUX, 26 BUFPLL, 26 clk, 24 clk10x, 24 dvi_decoder, 26 dvi_encoder_top, 26 hsync, 24 LED, 24 PLL_BASE, 26 pclk, 24 RX0_TMDS, 24 RX0_TMDSB, 24 rgb, 24 rgb_de, 24 rst_n, 24	tx0_vsync, 25 vsync, 24 Y, 25 dvi_demo.v, 46 dvi_encoder_top, 26 blue, 27 blue_din, 27 convert_30to15_fifo, 28 de, 27 dvi_demo, 26 encode, 28 green, 27 green_din, 27 hsync, 27 OBUFDS, 28 PROCESS_35, 27 PROCESS_36, 27
dvi_demo, 23 BUFG, 26 BUFGMUX, 26 BUFPLL, 26 clk, 24 clk10x, 24 dvi_decoder, 26 dvi_encoder_top, 26 hsync, 24 LED, 24 PLL_BASE, 26 pclk, 24 RX0_TMDS, 24 RX0_TMDSB, 24 rgb_de, 24 rst_n, 24 rx0_blue, 25	tx0_vsync, 25 vsync, 24 Y, 25 dvi_demo.v, 46 dvi_encoder_top, 26 blue, 27 blue_din, 27 convert_30to15_fifo, 28 de, 27 dvi_demo, 26 encode, 28 green, 27 green_din, 27 hsync, 27 OBUFDS, 28 PROCESS_35, 27 PROCESS_36, 27 pclk, 27
dvi_demo, 23 BUFG, 26 BUFGMUX, 26 BUFPLL, 26 clk, 24 clk10x, 24 dvi_decoder, 26 dvi_encoder_top, 26 hsync, 24 LED, 24 PLL_BASE, 26 pclk, 24 RX0_TMDS, 24 RX0_TMDSB, 24 rgb, 24 rgb_de, 24 rst_n, 24 rx0_blue, 25 rx0_blue_rdy, 25	tx0_vsync, 25 vsync, 24 Y, 25 dvi_demo.v, 46 dvi_encoder_top, 26 blue, 27 blue_din, 27 convert_30to15_fifo, 28 de, 27 dvi_demo, 26 encode, 28 green, 27 green_din, 27 hsync, 27 OBUFDS, 28 PROCESS_35, 27 PROCESS_36, 27 pclkx 10, 27
dvi_demo, 23 BUFG, 26 BUFGMUX, 26 BUFPLL, 26 clk, 24 clk10x, 24 dvi_decoder, 26 dvi_encoder_top, 26 hsync, 24 LED, 24 PLL_BASE, 26 pclk, 24 RX0_TMDS, 24 RX0_TMDSB, 24 rgb_de, 24 rst_n, 24 rx0_blue, 25 rx0_blue_rdy, 25 rx0_blue_vld, 25	tx0_vsync, 25 vsync, 24 Y, 25 dvi_demo.v, 46 dvi_encoder_top, 26 blue, 27 blue_din, 27 convert_30to15_fifo, 28 de, 27 dvi_demo, 26 encode, 28 green, 27 green_din, 27 hsync, 27 OBUFDS, 28 PROCESS_35, 27 PROCESS_36, 27 pclkx 27 pclkx 27 pclkx 2, 27
dvi_demo, 23 BUFG, 26 BUFGMUX, 26 BUFPLL, 26 clk, 24 clk10x, 24 dvi_decoder, 26 dvi_encoder_top, 26 hsync, 24 LED, 24 PLL_BASE, 26 pclk, 24 RX0_TMDS, 24 RX0_TMDSB, 24 rgb_de, 24 rst_n, 24 rx0_blue, 25 rx0_blue_rdy, 25 rx0_de, 25	tx0_vsync, 25 vsync, 24 Y, 25 dvi_demo.v, 46 dvi_encoder_top, 26 blue, 27 blue_din, 27 convert_30to15_fifo, 28 de, 27 dvi_demo, 26 encode, 28 green, 27 green_din, 27 hsync, 27 OBUFDS, 28 PROCESS_35, 27 PROCESS_36, 27 pclk, 27 pclkx10, 27 pclkx2, 27 red, 27
dvi_demo, 23 BUFG, 26 BUFGMUX, 26 BUFPLL, 26 clk, 24 clk10x, 24 dvi_decoder, 26 dvi_encoder_top, 26 hsync, 24 LED, 24 PLL_BASE, 26 pclk, 24 RX0_TMDS, 24 RX0_TMDSB, 24 rgb_de, 24 rst_n, 24 rx0_blue, 25 rx0_blue_rdy, 25 rx0_de, 25 rx0_green, 25	tx0_vsync, 25 vsync, 24 Y, 25 dvi_demo.v, 46 dvi_encoder_top, 26 blue, 27 blue_din, 27 convert_30to15_fifo, 28 de, 27 dvi_demo, 26 encode, 28 green, 27 green_din, 27 hsync, 27 OBUFDS, 28 PROCESS_35, 27 PROCESS_36, 27 pclkx 27 pclkx 27 pclkx 27 red_din, 27
dvi_demo, 23 BUFG, 26 BUFGMUX, 26 BUFPLL, 26 clk, 24 clk10x, 24 dvi_decoder, 26 dvi_encoder_top, 26 hsync, 24 LED, 24 PLL_BASE, 26 pclk, 24 RX0_TMDS, 24 RX0_TMDSB, 24 rgb, 24 rgb_de, 24 rst_n, 24 rx0_blue, 25 rx0_blue_rdy, 25 rx0_de, 25 rx0_green_rdy, 25	tx0_vsync, 25 vsync, 24 Y, 25 dvi_demo.v, 46 dvi_encoder_top, 26 blue, 27 blue_din, 27 convert_30to15_fifo, 28 de, 27 dvi_demo, 26 encode, 28 green, 27 green_din, 27 hsync, 27 OBUFDS, 28 PROCESS_35, 27 PROCESS_36, 27 pclk, 27 pclkx10, 27 red_din, 27 rstin, 27
dvi_demo, 23 BUFG, 26 BUFGMUX, 26 BUFPLL, 26 clk, 24 clk10x, 24 dvi_decoder, 26 dvi_encoder_top, 26 hsync, 24 LED, 24 PLL_BASE, 26 pclk, 24 RX0_TMDS, 24 RX0_TMDSB, 24 rgb_de, 24 rgb_de, 24 rst_n, 24 rx0_blue, 25 rx0_blue_rdy, 25 rx0_de, 25 rx0_green_rdy, 25 rx0_green_vld, 25 rx0_green_vld, 25	tx0_vsync, 25 vsync, 24 Y, 25 dvi_demo.v, 46 dvi_encoder_top, 26 blue, 27 blue_din, 27 convert_30to15_fifo, 28 de, 27 dvi_demo, 26 encode, 28 green, 27 green_din, 27 hsync, 27 OBUFDS, 28 PROCESS_35, 27 PROCESS_36, 27 pclk, 27 pclkx10, 27 pclkx2, 27 red_din, 27 rstin, 27 s_data, 27
dvi_demo, 23 BUFG, 26 BUFGMUX, 26 BUFPLL, 26 clk, 24 clk10x, 24 dvi_decoder, 26 dvi_encoder_top, 26 hsync, 24 LED, 24 PLL_BASE, 26 pclk, 24 RX0_TMDS, 24 RX0_TMDSB, 24 rgb, 24 rgb_de, 24 rst_n, 24 rx0_blue, 25 rx0_blue_rdy, 25 rx0_de, 25 rx0_green_rdy, 25 rx0_green_rdy, 25 rx0_green_vld, 25 rx0_hsync, 24	tx0_vsync, 25 vsync, 24 Y, 25 dvi_demo.v, 46 dvi_encoder_top, 26 blue, 27 blue_din, 27 convert_30to15_fifo, 28 de, 27 dvi_demo, 26 encode, 28 green, 27 green_din, 27 hsync, 27 OBUFDS, 28 PROCESS_35, 27 PROCESS_36, 27 pclk, 27 pclkx10, 27 pclkx2, 27 red_din, 27 rstin, 27 s_data, 27 serdes_n_to_1, 28
dvi_demo, 23 BUFG, 26 BUFGMUX, 26 BUFPLL, 26 clk, 24 clk10x, 24 dvi_decoder, 26 dvi_encoder_top, 26 hsync, 24 LED, 24 PLL_BASE, 26 pclk, 24 RX0_TMDS, 24 RX0_TMDSB, 24 rgb_de, 24 rst_n, 24 rx0_blue, 25 rx0_blue_rdy, 25 rx0_de, 25 rx0_green_vld, 25 rx0_green_vld, 25 rx0_hsync, 24 rx0_pclk, 24	tx0_vsync, 25 vsync, 24 Y, 25 dvi_demo.v, 46 dvi_encoder_top, 26 blue, 27 blue_din, 27 convert_30to15_fifo, 28 de, 27 dvi_demo, 26 encode, 28 green, 27 green_din, 27 hsync, 27 OBUFDS, 28 PROCESS_35, 27 PROCESS_36, 27 pclk, 27 pclkx10, 27 pclkx2, 27 red_din, 27 rstin, 27 s_data, 27 serdes_n_to_1, 28 serdesstrobe, 27
dvi_demo, 23 BUFG, 26 BUFGMUX, 26 BUFPLL, 26 clk, 24 clk10x, 24 dvi_decoder, 26 dvi_encoder_top, 26 hsync, 24 LED, 24 PLL_BASE, 26 pclk, 24 RX0_TMDS, 24 RX0_TMDSB, 24 rgb_de, 24 rst_n, 24 rx0_blue, 25 rx0_blue_rdy, 25 rx0_blue_vld, 25 rx0_de, 25 rx0_green_rdy, 25 rx0_green_rdy, 25 rx0_green_vld, 25 rx0_green_vld, 25 rx0_pclk, 24 rx0_pclk, 24 rx0_pclk, 24 rx0_pclk, 24	tx0_vsync, 25 vsync, 24 Y, 25 dvi_demo.v, 46 dvi_encoder_top, 26 blue, 27 blue_din, 27 convert_30to15_fifo, 28 de, 27 dvi_demo, 26 encode, 28 green, 27 green_din, 27 hsync, 27 OBUFDS, 28 PROCESS_35, 27 PROCESS_36, 27 pclk, 27 pclkx10, 27 pclkx2, 27 red_din, 27 rstin, 27 s_data, 27 serdes_n_to_1, 28 serdesstrobe, 27 TMDS, 27
dvi_demo, 23 BUFG, 26 BUFGMUX, 26 BUFPLL, 26 clk, 24 clk10x, 24 dvi_decoder, 26 dvi_encoder_top, 26 hsync, 24 LED, 24 PLL_BASE, 26 pclk, 24 RX0_TMDS, 24 RX0_TMDSB, 24 rgb_de, 24 rst_n, 24 rx0_blue, 25 rx0_blue_rdy, 25 rx0_de, 25 rx0_green_vld, 25 rx0_green_vld, 25 rx0_hsync, 24 rx0_pclk, 24	tx0_vsync, 25 vsync, 24 Y, 25 dvi_demo.v, 46 dvi_encoder_top, 26 blue, 27 blue_din, 27 convert_30to15_fifo, 28 de, 27 dvi_demo, 26 encode, 28 green, 27 green_din, 27 hsync, 27 OBUFDS, 28 PROCESS_35, 27 PROCESS_36, 27 pclk, 27 pclkx10, 27 pclkx2, 27 red_din, 27 rstin, 27 s_data, 27 serdes_n_to_1, 28 serdesstrobe, 27
dvi_demo, 23 BUFG, 26 BUFGMUX, 26 BUFPLL, 26 clk, 24 clk10x, 24 dvi_decoder, 26 dvi_encoder_top, 26 hsync, 24 LED, 24 PLL_BASE, 26 pclk, 24 RX0_TMDS, 24 RX0_TMDSB, 24 rgb_de, 24 rst_n, 24 rx0_blue, 25 rx0_blue_rdy, 25 rx0_blue_vld, 25 rx0_de, 25 rx0_green_rdy, 25 rx0_green_rdy, 25 rx0_green_vld, 25 rx0_green_vld, 25 rx0_pclk, 24 rx0_pclk, 24 rx0_pclk, 24 rx0_pclk, 24	tx0_vsync, 25 vsync, 24 Y, 25 dvi_demo.v, 46 dvi_encoder_top, 26 blue, 27 blue_din, 27 convert_30to15_fifo, 28 de, 27 dvi_demo, 26 encode, 28 green, 27 green_din, 27 hsync, 27 OBUFDS, 28 PROCESS_35, 27 PROCESS_36, 27 pclk, 27 pclkx10, 27 pclkx2, 27 red_din, 27 rstin, 27 s_data, 27 serdes_n_to_1, 28 serdesstrobe, 27 TMDS, 27

Annale detect 07	OFNE PEAD AON OF
tmds_data1, 27	SEND_READ_ACK, 31
tmds_data2, 27	SKIP1, 31
tmdsclk, 27	scl, 30
tmdsclkint, 27	scl_counter, 31
tmdsint, 27	scl_q, 31
toggle, 27	sda, 30
vsync, 27	sdadata, 30
dvi_encoder_top.v, 46	sdain, 30
dvi_only	sdaout, 31
edid_master_slave_hack, 29	start, 30
edidslave, 33	state, 31
edid_byte_lcd	stop_reading, 30
edid_byte_icd edid_master_slave_hack, 29	WAIT_FOR_START, 31
	WAIT_WRITE_BYTE_ACK_ADD, 31
edid_byte_lcd_en edid_master_slave_hack, 29	WAIT_WRITE_BYTE_ACK_ADD_R, 31
edid_master_slave_nack, 28	WAIT_WRITE_BYTE_ACK_REG, 31
	WRITE_BYTE_ADD_R, 31
clk, 29	WRITE_BYTE_ADD_W, 31
counter, 29	WRITE_BYTE_REG, 31
debounce_hpd, 29	edidmaster.v, 46
dvi_only, 29	edidrom, 32
edid_byte_lcd, 29	adr, 32
edid_byte_lcd_en, 29	clk, 32
edidmaster, 29	data, 32
edidslave, 29	edidslave, 34
hpd_lcd, 29	PROCESS_15, 32
hpd_pc, 29	edidrom.v, 46
hpda_stable, 29	edidslave, 32
hpda_stable_q, 29	adr, 33
PROCESS_13, 29	bitcount, 33
rst_n, 29	clk, 33
scl_lcd, 29	data, 33
scl_pc, 29	data_hdmi, 33
sda_lcd, 29	dvi_only, 33
sda_pc, 29	edid_master_slave_hack, 29
segment_count, 29	edidrom, 34
segments, 29	FREE_SDA, 34
start_reading, 29	hdmirom, 34
stop, 29	INI, 34
edid_master_slave_hack.v, 46	PROCESS 16, 33
edidmaster, 30	READ ADDRESS, 34
address_r, 30	READ_ADDRESS_AGAIN, 34
address_w, 30	READ REGISTER ADDRESS, 34
bitcount, 31	RELEASE_SEND_ADDRESS_ACK_AGAIN, 33
clk, 30	RELEASE_SEND_REGISTER_ADDRESS_ACK,
edid_master_slave_hack, 29	34
FREE_SDA_ADD_R, 31	RELESASE ADDRESS ACK, 34
FREE_SDA_ADD_W, 31	<u> </u>
FREE_SDA_REG, 31	rst_n, 33
GEN_START, 31	SEND_ADDRESS_ACK, 34
GEN_START2, 31	SEND_ADDRESS_ACK_AGAIN, 34
INI, 31	SEND_REGISTER_ADDRESS_ACK, 34
middle_scl, 31	scl, 33
out_en, 30	scl_debounce, 33
PROCESS_14, 30	scl_fallingedge, 33
READ_DATA, 31	scl_q, 33
RELESASE_ACK, 31	scl_risingedge, 33
reg0, 30	scl_stable, 33
rst_n, 30	sda, 33

sdadata, 33	FDR
sdain, 34	convert_30to15_fifo, 16
sdain_q, 33	FDRE
sdaout, 34	convert_30to15_fifo, 16
start, 33	FREE SDA
state, 33	edidslave, 34
	FREE_SDA_ADD_R
stop, 33	
WAIT_FOR_START, 34	edidmaster, 31
WAIT_FOR_START_AGAIN, 34	FREE_SDA_ADD_W
WAIT_WRITE_BYTE_ACK, 34	edidmaster, 31
WRITE_BYTE, 34	FREE_SDA_REG
edidslave.v, 47	edidmaster, 31
enable	flag
serdes_1_to_5_diff_data, 41	serdes_1_to_5_diff_data, 42
encode, 34	flipgear
c0, 35	decode, 18
c0_q, 36	phsaligner, 39
c0_reg, 36	flipgearx2
c1, 35	decode, 18
c1 q, 36	466646, 16
c1_reg, 36	GEN START
CTRLTOKEN0, 35	edidmaster, 31
	GEN START2
CTRLTOKEN1, 35	edidmaster, 31
CTRLTOKEN2, 35	gclk
CTRLTOKEN3, 35	serdes_1_to_5_diff_data, 41
clkin, 35	serdes_1_to_3_diii_data, 41
cnt, 36	
de, 35	gen_start, 36
de_q, 36	clk, 36
de_reg, 36	de, 36
decision1, 35	de_q, 37
decision2, 36	de_risingedge, 37
decision3, 36	hsync, 36
din, 35	hsync_q, 37
din q, 35	hsync_risingedge, 37
dout, 35	PROCESS_18, 36
dvi_encoder_top, 28	pclk, 37
n0g m, 35	pclk q, 37
· ·	pclk_risingedge, 37
n1d, 35	rgb, 37
n1q_m, 35	rgb0, 37
PROCESS_37, 35	rst_n, 36
PROCESS_38, 35	start, 37
PROCESS_39, 35	
PROCESS_40, 35	vsync, 37
q_m, 35	vsync_detected, 37
q_m_reg, 36	vsync_q, 37
rstin, 35	vsync_risingedge, 37
encode.v, 47	gen_start.v, 47
exrst	green
dvi_decoder, 21	dvi_decoder, 22
_ ,	dvi_encoder_top, 27
FD	green_din
convert_30to15_fifo, 14, 15	dvi_encoder_top, 27
FDC	green_n
convert_30to15_fifo, 15	dvi_decoder, 21
FDE	green p
convert_30to15_fifo, 15, 16	dvi_decoder, 21
FDP	green_psalgnerr
convert_30to15_fifo, 16	dvi decoder, 22
301W311_001013_1110, 10	uvi_uccougi, 22

green_rdy	incdec_data_d
dvi_decoder, 22	serdes_1_to_5_diff_data, 41
green_vld	incdec_data_im
dvi_decoder, 22	serdes_1_to_5_diff_data, 42
	incdec_data_or
hdmi2usb, 37	serdes_1_to_5_diff_data, 42
hdmi2usb.v, 47	iob_data_out
hdmirom	serdes_n_to_1, 43
adr, 38	ioclk
clk, 38	serdes_n_to_1, 43
data, 38	
edidslave, 34	LED
PROCESS_17, 37	dvi_demo, 24
hdmirom.v, 47	ldg
hpd_lcd	dpimref, 19
edid_master_slave_hack, 29	led
hpd_pc	dpimref, 19
edid_master_slave_hack, 29	
hpda_stable	mclk
edid_master_slave_hack, 29	dpimref, 19
hpda_stable_q	mdatain
edid master slave hack, 29	serdes_n_to_1, 43
hsync	middle_scl
calc_res, 10	edidmaster, 31
dvi_decoder, 22	mux
dvi demo, 24	convert_30to15_fifo, 14
dvi_encoder_top, 27	serdes_1_to_5_diff_data, 42
gen_start, 36	
hsync_q	n0q_m
calc_res, 10	encode, 35
gen_start, 37	n1d
hsync_risingedge	encode, 35
calc_res, 10	n1q_m
gen_start, 37	encode, 35
gen_start, 57	nSTATES
IBUFDS	phsaligner, 39
dvi_decoder, 23	next blnkbgn
serdes 1 to 5 diff data, 42	chnlbond, 12
INI	nstate
edidmaster, 31	phsaligner, 40
edidslave, 34	prisaligher, 40
INIT	O DATA OUT
phsaligner, 39	DRAM16XN, 20
IODELAY2	O_DATA_OUT_DP
serdes_1_to_5_diff_data, 42	DRAM16XN, 20
ISERDES2	OBUFDS
serdes 1 to 5 diff data, 42	dvi_encoder_top, 28
	OPENEYE CNT WD
iamrdy	
chnlbond, 12	phsaligner, 38
decode, 17	OSERDES2
iamvld	serdes_n_to_1, 43
chnlbond, 12	other_ch0_rdy chnlbond, 12
decode, 17	
inc_data	decode, 17
serdes_1_to_5_diff_data, 41	other_ch0_vld
inc_data_int	chnlbond, 12
serdes_1_to_5_diff_data, 41	decode, 17
incdec_data	other_ch1_rdy
serdes_1_to_5_diff_data, 42	chnlbond, 12

decode, 17	decode, 17
other_ch1_vld	PROCESS_31
chnlbond, 12	decode, 17
decode, 17	PROCESS_32
out_en	decode, 17
edidmaster, 30	PROCESS 33
	decode, 17
PLL_BASE	PROCESS 34
dvi_decoder, 23	decode, 17
dvi_demo, 26	PROCESS 35
PROCESS 0	-
calc_res, 10	dvi_encoder_top, 27
PROCESS 1	PROCESS_36
dpimref::Behavioral, 8	dvi_encoder_top, 27
PROCESS 10	PROCESS_37
—	encode, 35
dpimref::Behavioral, 8	PROCESS_38
PROCESS_11	encode, 35
dpimref::Behavioral, 8	PROCESS 39
PROCESS_12	encode, 35
dpimref::Behavioral, 8	PROCESS 4
PROCESS_13	dpimref::Behavioral, 8
edid_master_slave_hack, 29	•
PROCESS_14	PROCESS_40
edidmaster, 30	encode, 35
PROCESS 15	PROCESS_41
edidrom, 32	phsaligner, 38
PROCESS 16	PROCESS_42
edidslave, 33	phsaligner, 38
PROCESS 17	PROCESS_43
-	phsaligner, 38
hdmirom, 37	PROCESS 44
PROCESS_18	phsaligner, 38
gen_start, 36	PROCESS 45
PROCESS_19	phsaligner, 38
chnlbond, 11	PROCESS 46
PROCESS_2	phsaligner, 38
dpimref::Behavioral, 8	PROCESS 47
PROCESS_20	_
chnlbond, 11	phsaligner, 38
PROCESS_21	PROCESS_48
chnlbond, 11	phsaligner, 38
PROCESS_22	PROCESS_49
chnlbond, 11	phsaligner, 38
PROCESS 23	PROCESS_5
chnlbond, 11	dpimref::Behavioral, 8
PROCESS 24	PROCESS_50
chnlbond, 11	serdes_1_to_5_diff_data, 40
PROCESS 25	PROCESS 51
chnlbond, 11	serdes_1_to_5_diff_data, 40
	PROCESS 52
PROCESS_26	serdes_1_to_5_diff_data, 40
chnlbond, 11	
PROCESS_27	PROCESS_6
chnlbond, 11	dpimref::Behavioral, 8
PROCESS_28	PROCESS_7
convert_30to15_fifo, 13	dpimref::Behavioral, 8
PROCESS_29	PROCESS_8
convert_30to15_fifo, 13	dpimref::Behavioral, 8
PROCESS_3	PROCESS_9
dpimref::Behavioral, 8	dpimref::Behavioral, 8
PROCESS 30	PSALGND
-	

	PP00500 44 00
phsaligner, 39	PROCESS_44, 38
pclk	PROCESS_45, 38
calc_res, 11	PROCESS_46, 38
decode, 17	PROCESS_47, 38
dvi_decoder, 21	PROCESS_48, 38
dvi_demo, 24	PROCESS_49, 38
dvi_encoder_top, 27	PSALGND, 39
gen_start, 37	psaligned, 39
pclk_q	RCVDCTKN, 39
calc_res, 10	rcvd_ctkn, 39
gen_start, 37	rcvd_ctkn_q, 39
pclk_risingedge	rst, 39
calc_res, 10	SEARCH, 39
gen_start, 37	SRCHTIMERWD, 39
pclkx10	sdata, 39
decode, 17	state_ascii, 40
dvi_decoder, 21	phsaligner.v, 47
dvi_encoder_top, 27	pll_lckd
pclkx2	dvi_decoder, 22
decode, 17	pllclk0
dvi_decoder, 21	dvi decoder, 21
dvi_decoder, 21 dvi_encoder_top, 27	plicik1
·	dvi decoder, 21
pd_edge	pllclk2
serdes_1_to_5_diff_data, 41	dvi_decoder, 22
pdb	psalgnerr
dpimref, 19	decode, 17
pdcounter	dvi_decoder, 22
serdes_1_to_5_diff_data, 41	psaligned
phsaligner, 38	phsaligner, 39
BITSLIP, 39	pwait pwait
BLNKPRD, 39	dpimref, 19
BLNKPRD_CNT_WD, 40	•
bitslip, 39	pwr doimrof 10
bitslip_cnt, 40	dpimref, 19
blnkbgn, 39	g m
blnkprd_cnt, 40	encode, 35
CTKNCNTWD, 39	q_m_reg
CTRLTOKEN0, 39	encode, 36
CTRLTOKEN1, 39	encode, oo
CTRLTOKEN2, 39	RAM16X1D
CTRLTOKEN3, 39	DRAM16XN, 20
clk, 39	RCVDCTKN
cstate, 40	phsaligner, 39
ctkn_cnt_rst, 39	READ ADDRESS
ctkn cnt tout, 39	edidslave, 34
ctkn_counter, 39	READ ADDRESS AGAIN
ctkn_srh_rst, 39	edidslave, 34
ctkn_srh_timer, 39	
ctkn_srh_tout, 39	READ_DATA
decode, 18	edidmaster, 31
flipgear, 39	READ_REGISTER_ADDRESS
INIT, 39	edidslave, 34
	RELEASE_SEND_ADDRESS_ACK_AGAIN
nSTATES, 39	edidslave, 33
nstate, 40	RELEASE_SEND_REGISTER_ADDRESS_ACK
OPENEYE_CNT_WD, 38	edidslave, 34
PROCESS_41, 38	RELESASE_ACK
PROCESS_42, 38	edidmaster, 31
PROCESS_43, 38	RELESASE_ADDRESS_ACK

	_
edidslave, 34	regData4
RX0_TMDS	dpimref::Behavioral, 9
dvi_demo, 24	regData5
RX0_TMDSB	dpimref::Behavioral, 9
dvi_demo, 24	regData6
ra	dpimref::Behavioral, 9
chnlbond, 12	regData7
convert_30to15_fifo, 13	dpimref::Behavioral, 9
ra_d	regEppAdr
convert_30to15_fifo, 13	dpimref::Behavioral, 9
ra_en	regLed
chnlbond, 12	dpimref::Behavioral, 9
raw5bit	resX
decode, 18	calc_res, 10
raw5bit_q	dpimref, 19
decode, 18	resX_q
rawdata	calc_res, 11
chnlbond, 12	resY
decode, 18	calc res, 11
rawdata_vld	dpimref, 20
chnlbond, 12	resY_q
rawdata vld q	calc_res, 11
chnlbond, 12	reset
rawdata_vld_rising	decode, 17
chnlbond, 12	dvi_decoder, 21
rawword	serdes_1_to_5_diff_data, 41
decode, 18	serdes_n_to_1, 43
rcvd ctkn	
chnlbond, 12	rgBtn dpimref, 20
	abilliel. 20
	•
phsaligner, 39	rgLed
phsaligner, 39 rcvd_ctkn_q	rgLed dpimref, 20
phsaligner, 39 rcvd_ctkn_q chnlbond, 12	rgLed dpimref, 20 rgSwt
phsaligner, 39 rcvd_ctkn_q chnlbond, 12 phsaligner, 39	rgLed dpimref, 20 rgSwt dpimref, 20
phsaligner, 39 rcvd_ctkn_q chnlbond, 12 phsaligner, 39 red	rgLed dpimref, 20 rgSwt dpimref, 20 rgb
phsaligner, 39 rcvd_ctkn_q chnlbond, 12 phsaligner, 39 red dvi_decoder, 22	rgLed dpimref, 20 rgSwt dpimref, 20 rgb dpimref, 20
phsaligner, 39 rcvd_ctkn_q chnlbond, 12 phsaligner, 39 red dvi_decoder, 22 dvi_encoder_top, 27	rgLed dpimref, 20 rgSwt dpimref, 20 rgb dpimref, 20 dvi_demo, 24
phsaligner, 39 rcvd_ctkn_q chnlbond, 12 phsaligner, 39 red dvi_decoder, 22 dvi_encoder_top, 27 red_din	rgLed dpimref, 20 rgSwt dpimref, 20 rgb dpimref, 20 dvi_demo, 24 gen_start, 37
phsaligner, 39 rcvd_ctkn_q chnlbond, 12 phsaligner, 39 red dvi_decoder, 22 dvi_encoder_top, 27 red_din dvi_encoder_top, 27	rgLed dpimref, 20 rgSwt dpimref, 20 rgb dpimref, 20 dvi_demo, 24 gen_start, 37 rgb0
phsaligner, 39 rcvd_ctkn_q chnlbond, 12 phsaligner, 39 red dvi_decoder, 22 dvi_encoder_top, 27 red_din dvi_encoder_top, 27 red_n	rgLed dpimref, 20 rgSwt dpimref, 20 rgb dpimref, 20 dvi_demo, 24 gen_start, 37 rgb0 gen_start, 37
phsaligner, 39 rcvd_ctkn_q chnlbond, 12 phsaligner, 39 red dvi_decoder, 22 dvi_encoder_top, 27 red_din dvi_encoder_top, 27 red_n dvi_decoder, 21	rgLed dpimref, 20 rgSwt dpimref, 20 rgb dpimref, 20 dvi_demo, 24 gen_start, 37 rgb0 gen_start, 37 rgb_de
phsaligner, 39 rcvd_ctkn_q chnlbond, 12 phsaligner, 39 red dvi_decoder, 22 dvi_encoder_top, 27 red_din dvi_encoder_top, 27 red_n dvi_decoder, 21 red_p	rgLed dpimref, 20 rgSwt dpimref, 20 rgb dpimref, 20 dvi_demo, 24 gen_start, 37 rgb0 gen_start, 37 rgb_de dvi_demo, 24
phsaligner, 39 rcvd_ctkn_q	rgLed dpimref, 20 rgSwt dpimref, 20 rgb dpimref, 20 dvi_demo, 24 gen_start, 37 rgb0 gen_start, 37 rgb_de dvi_demo, 24 rst
phsaligner, 39 rcvd_ctkn_q chnlbond, 12 phsaligner, 39 red dvi_decoder, 22 dvi_encoder_top, 27 red_din dvi_encoder_top, 27 red_n dvi_decoder, 21 red_p dvi_decoder, 21 red_psalgnerr	rgLed dpimref, 20 rgSwt dpimref, 20 rgb dpimref, 20 dvi_demo, 24 gen_start, 37 rgb0 gen_start, 37 rgb_de dvi_demo, 24 rst convert_30to15_fifo, 13
phsaligner, 39 rcvd_ctkn_q	rgLed dpimref, 20 rgSwt dpimref, 20 rgb dpimref, 20 dvi_demo, 24 gen_start, 37 rgb0 gen_start, 37 rgb_de dvi_demo, 24 rst convert_30to15_fifo, 13 phsaligner, 39
phsaligner, 39 rcvd_ctkn_q	rgLed dpimref, 20 rgSwt dpimref, 20 rgb dpimref, 20 dvi_demo, 24 gen_start, 37 rgb0 gen_start, 37 rgb_de dvi_demo, 24 rst convert_30to15_fifo, 13
phsaligner, 39 rcvd_ctkn_q	rgLed dpimref, 20 rgSwt dpimref, 20 rgb dpimref, 20 dvi_demo, 24 gen_start, 37 rgb0 gen_start, 37 rgb_de dvi_demo, 24 rst convert_30to15_fifo, 13 phsaligner, 39
phsaligner, 39 rcvd_ctkn_q	rgLed dpimref, 20 rgSwt dpimref, 20 rgb dpimref, 20 dvi_demo, 24 gen_start, 37 rgb0 gen_start, 37 rgb_de dvi_demo, 24 rst convert_30to15_fifo, 13 phsaligner, 39 rst_data
phsaligner, 39 rcvd_ctkn_q	rgLed dpimref, 20 rgSwt dpimref, 20 rgb dpimref, 20 dvi_demo, 24 gen_start, 37 rgb0 gen_start, 37 rgb_de dvi_demo, 24 rst convert_30to15_fifo, 13 phsaligner, 39 rst_data serdes_1_to_5_diff_data, 41
phsaligner, 39 rcvd_ctkn_q	rgLed dpimref, 20 rgSwt dpimref, 20 rgb dpimref, 20 dvi_demo, 24 gen_start, 37 rgb0 gen_start, 37 rgb_de dvi_demo, 24 rst convert_30to15_fifo, 13 phsaligner, 39 rst_data serdes_1_to_5_diff_data, 41 rst_n
phsaligner, 39 rcvd_ctkn_q	rgLed dpimref, 20 rgSwt dpimref, 20 rgb dpimref, 20 dvi_demo, 24 gen_start, 37 rgb0 gen_start, 37 rgb_de dvi_demo, 24 rst convert_30to15_fifo, 13 phsaligner, 39 rst_data serdes_1_to_5_diff_data, 41 rst_n calc_res, 10
phsaligner, 39 rcvd_ctkn_q	rgLed dpimref, 20 rgSwt dpimref, 20 rgb dpimref, 20 dvi_demo, 24 gen_start, 37 rgb0 gen_start, 37 rgb_de dvi_demo, 24 rst convert_30to15_fifo, 13 phsaligner, 39 rst_data serdes_1_to_5_diff_data, 41 rst_n calc_res, 10 dvi_demo, 24
phsaligner, 39 rcvd_ctkn_q	rgLed dpimref, 20 rgSwt dpimref, 20 rgb dpimref, 20 dvi_demo, 24 gen_start, 37 rgb0 gen_start, 37 rgb_de dvi_demo, 24 rst convert_30to15_fifo, 13 phsaligner, 39 rst_data serdes_1_to_5_diff_data, 41 rst_n calc_res, 10 dvi_demo, 24 edid_master_slave_hack, 29
phsaligner, 39 rcvd_ctkn_q	rgLed dpimref, 20 rgSwt dpimref, 20 rgb dpimref, 20 dvi_demo, 24 gen_start, 37 rgb0 gen_start, 37 rgb_de dvi_demo, 24 rst convert_30to15_fifo, 13 phsaligner, 39 rst_data serdes_1_to_5_diff_data, 41 rst_n calc_res, 10 dvi_demo, 24 edid_master_slave_hack, 29 edidmaster, 30
phsaligner, 39 rcvd_ctkn_q	rgLed dpimref, 20 rgSwt dpimref, 20 rgb dpimref, 20 dvi_demo, 24 gen_start, 37 rgb0 gen_start, 37 rgb_de dvi_demo, 24 rst convert_30to15_fifo, 13 phsaligner, 39 rst_data serdes_1_to_5_diff_data, 41 rst_n calc_res, 10 dvi_demo, 24 edid_master_slave_hack, 29 edidmaster, 30 edidslave, 33
phsaligner, 39 rcvd_ctkn_q	rgLed dpimref, 20 rgSwt dpimref, 20 rgb dpimref, 20 dvi_demo, 24 gen_start, 37 rgb0 gen_start, 37 rgb_de dvi_demo, 24 rst convert_30to15_fifo, 13 phsaligner, 39 rst_data serdes_1_to_5_diff_data, 41 rst_n calc_res, 10 dvi_demo, 24 edid_master_slave_hack, 29 edidslave, 33 gen_start, 36
phsaligner, 39 rcvd_ctkn_q	rgLed dpimref, 20 rgSwt dpimref, 20 rgb dpimref, 20 dvi_demo, 24 gen_start, 37 rgb0 gen_start, 37 rgb_de dvi_demo, 24 rst convert_30to15_fifo, 13 phsaligner, 39 rst_data serdes_1_to_5_diff_data, 41 rst_n calc_res, 10 dvi_demo, 24 edid_master_slave_hack, 29 edidmaster, 30 edidslave, 33 gen_start, 36 rstin
phsaligner, 39 rcvd_ctkn_q	rgLed dpimref, 20 rgSwt dpimref, 20 rgb dpimref, 20 dvi_demo, 24 gen_start, 37 rgb0 gen_start, 37 rgb_de dvi_demo, 24 rst convert_30to15_fifo, 13 phsaligner, 39 rst_data serdes_1_to_5_diff_data, 41 rst_n calc_res, 10 dvi_demo, 24 edid_master_slave_hack, 29 edidmaster, 30 edidslave, 33 gen_start, 36 rstin dvi_encoder_top, 27 encode, 35
phsaligner, 39 rcvd_ctkn_q	rgLed dpimref, 20 rgSwt dpimref, 20 rgb dpimref, 20 dvi_demo, 24 gen_start, 37 rgb0 gen_start, 37 rgb_de dvi_demo, 24 rst convert_30to15_fifo, 13 phsaligner, 39 rst_data serdes_1_to_5_diff_data, 41 rst_n calc_res, 10 dvi_demo, 24 edid_master_slave_hack, 29 edidmaster, 30 edidslave, 33 gen_start, 36 rstin dvi_encoder_top, 27

ratavna	rxserdesstrobe
rstsync convert 30to15 fifo, 14	serdes_1_to_5_diff_data, 41
rstsync_q	serdes_1_to_5_dill_data, +1
convert_30to15_fifo, 14	s_data
rx0_blue	dvi_encoder_top, 27
dvi_demo, 25	SEARCH
rx0_blue_rdy	phsaligner, 39
	SEND_ADDRESS_ACK
dvi_demo, 25 rx0 blue vld	edidslave, 34
dvi_demo, 25	SEND_ADDRESS_ACK_AGAIN
rx0 de	edidslave, 34
_	SEND_READ_ACK
dvi_demo, 25 rx0 green	edidmaster, 31
	SEND_REGISTER_ADDRESS_ACK
dvi_demo, 25	edidslave, 34
rx0_green_rdy dvi_demo, 25	SF
rx0 green vld	serdes_n_to_1, 43
	SIM_TAP_DELAY
dvi_demo, 25	serdes_1_to_5_diff_data, 40
rx0_hsync dvi demo, 24	SKIP1
-	edidmaster, 31
rx0_pclk	SRCHTIMERWD
dvi_demo, 24	phsaligner, 39
rx0_pclkx10	SW
dvi_demo, 24	dvi_demo, 24
rx0_pclkx2	scl
dvi_demo, 24	edidmaster, 30
rx0_pllclk0	edidslave, 33
dvi_demo, 24	scl_counter
rx0_plllckd	edidmaster, 31
dvi_demo, 24	scl_debounce
rx0_psalgnerr	edidslave, 33
dvi_demo, 25	scl_fallingedge
rx0_red	edidslave, 33
dvi_demo, 25	scl_lcd
rx0_red_rdy	edid_master_slave_hack, 29
dvi_demo, 25	scl_pc
rx0_red_vld	edid_master_slave_hack, 29
dvi_demo, 25	scl_q
rx0_reset	edidmaster, 31
dvi_demo, 24	edidslave, 33
rx0_sdata	scl_risingedge
dvi_demo, 25	edidslave, 33
rx0_serdesstrobe	scl_stable
dvi_demo, 24	edidslave, 33
rx0_vsync	sda
dvi_demo, 25	edidmaster, 30
rx_data_in	edidslave, 33
serdes_1_to_5_diff_data, 41	sda_lcd
rx_toggle	edid_master_slave_hack, 29
decode, 18	sda_pc
rxclk	edid_master_slave_hack, 29
dvi_decoder, 23	sdadata
rxclkint	edidmaster, 30
dvi_decoder, 22	edidslave, 33
rxioclk	sdain
serdes_1_to_5_diff_data, 41	edidmaster, 30
rxpdcntr	edidslave, 34
serdes_1_to_5_diff_data, 42	sdain_q
	<u> </u>

II. I	DD00500 54 40
edidslave, 33	PROCESS_51, 40
sdaout	PROCESS_52, 40
edidmaster, 31	pd_edge, 41
edidslave, 34	pdcounter, 41
sdata	reset, 41
chnlbond, 12	rst_data, 41
decode, 18	rx_data_in, 41
phsaligner, 39	rxioclk, 41
sdout	rxpdcntr, 42
decode, 18	rxserdesstrobe, 41
dvi decoder, 22	SIM_TAP_DELAY, 40
sdout_blue	state, 41
dvi decoder, 22	use_phase_detector, 40
sdout_green	valid data, 42
dvi decoder, 22	valid_data_d, 41
— · · · · · · · · · · · · · · · · · · ·	
sdout_red	valid_data_im, 42
dvi_decoder, 22	valid_data_or, 42
segment_count	serdes_1_to_5_diff_data.v, 47
edid_master_slave_hack, 29	serdes_n_to_1, 42
segments	cascade_di, 43
edid_master_slave_hack, 29	cascade_do, 43
serdes_1_to_5_diff_data, 40	cascade_ti, 43
all_ce, 42	cascade_to, 43
BITSLIP_ENABLE, 40	datain, 43
bitslip, 41	dvi_encoder_top, 28
busy_data, 41	gclk, 43
busy_data_d, 41	iob_data_out, 43
busy_data_or, 42	ioclk, 43
busys, 41	mdatain, 43
cal_data_master, 41	OSERDES2, 43
cal data sint, 41	reset, 43
cal_data_slave, 41	SF, 43
cascade, 41	serdesstrobe, 43
ce_data, 41	serdes_n_to_1.v, 48
ce_data_inta, 42	serdesstrobe
counter, 41	decode, 17
DIFF_TERM, 40	dvi_decoder, 22
data_out, 41	dvi_encoder_top, 27
datain_n, 41	serdes_n_to_1, 43
datain_p, 40	skip_line
ddly_m, 41	chnlbond, 12
ddly_s, 41	stEppArdA
debug_in, 42	dpimref::Behavioral, 9
decode, 18	stEppArdB
enable, 41	dpimref::Behavioral, 9
flag, 42	stEppAwrA
gclk, 41	dpimref::Behavioral, 9
IBUFDS, 42	stEppAwrB
IODELAY2, 42	dpimref::Behavioral, 9
ISERDES2, 42	stEppCur
inc_data, 41	dpimref::Behavioral, 9
inc_data_int, 41	stEppDrdA
inc_data_int, 41 incdec_data, 42	dpimref::Behavioral, 9
incdec_data_d, 41	stEppDrdB
incdec_data_im, 42	dpimref::Behavioral, 9
incdec_data_or, 42	stEppDwrA
mux, 42	dpimref::Behavioral, 9
PROCESS_50, 40	stEppDwrB

dpimref::Behavioral, 9	tx0_clkfbout
stEppNext	dvi_demo, 25
dpimref::Behavioral, 9	tx0_de
stEppReady	dvi_demo, 25
dpimref::Behavioral, 9	tx0_green
start	dvi_demo, 25
edidmaster, 30	tx0_hsync
edidslave, 33	dvi_demo, 25
gen_start, 37	tx0 pclk
start_reading	dvi_demo, 25
edid_master_slave_hack, 29	tx0_pclkx10
state	dvi_demo, 25
edidmaster, 31	tx0_pclkx2
edidslave, 33	dvi_demo, 25
serdes_1_to_5_diff_data, 41	tx0_pll_reset
state ascii	dvi_demo, 25
phsaligner, 40	tx0_pllclk0
stop	dvi_demo, 26
edid master slave hack, 29	
	tx0_pllclk2
edidslave, 33	dvi_demo, 26
stop_reading	tx0_plllckd
edidmaster, 30	dvi_demo, 26
sync	tx0_red
convert_30to15_fifo, 14	dvi_demo, 25
TMDS	tx0_reset
_	dvi_demo, 25
dvi_encoder_top, 27 TMDSB	tx0_serdesstrobe
_	dvi_demo, 25
dvi_encoder_top, 27	tx0_vsync
TX0_TMDS	dvi_demo, 25
dvi_demo, 24	dvi_demo, 25
dvi_demo, 24 TX0_TMDSB	use_phase_detector
dvi_demo, 24 TX0_TMDSB dvi_demo, 24	
dvi_demo, 24 TX0_TMDSB dvi_demo, 24 tmds_data0	use_phase_detector serdes_1_to_5_diff_data, 40
dvi_demo, 24 TX0_TMDSB dvi_demo, 24 tmds_data0 dvi_encoder_top, 27	use_phase_detector serdes_1_to_5_diff_data, 40 valid_data
dvi_demo, 24 TX0_TMDSB dvi_demo, 24 tmds_data0 dvi_encoder_top, 27 tmds_data1	use_phase_detector serdes_1_to_5_diff_data, 40
dvi_demo, 24 TX0_TMDSB dvi_demo, 24 tmds_data0 dvi_encoder_top, 27 tmds_data1 dvi_encoder_top, 27	use_phase_detector serdes_1_to_5_diff_data, 40 valid_data serdes_1_to_5_diff_data, 42 valid_data_d
dvi_demo, 24 TX0_TMDSB dvi_demo, 24 tmds_data0 dvi_encoder_top, 27 tmds_data1 dvi_encoder_top, 27 tmds_data2	use_phase_detector serdes_1_to_5_diff_data, 40 valid_data serdes_1_to_5_diff_data, 42
dvi_demo, 24 TX0_TMDSB dvi_demo, 24 tmds_data0 dvi_encoder_top, 27 tmds_data1 dvi_encoder_top, 27 tmds_data2 dvi_encoder_top, 27	use_phase_detector serdes_1_to_5_diff_data, 40 valid_data serdes_1_to_5_diff_data, 42 valid_data_d
dvi_demo, 24 TX0_TMDSB dvi_demo, 24 tmds_data0 dvi_encoder_top, 27 tmds_data1 dvi_encoder_top, 27 tmds_data2 dvi_encoder_top, 27 tmdsclk	use_phase_detector serdes_1_to_5_diff_data, 40 valid_data serdes_1_to_5_diff_data, 42 valid_data_d serdes_1_to_5_diff_data, 41
dvi_demo, 24 TX0_TMDSB dvi_demo, 24 tmds_data0 dvi_encoder_top, 27 tmds_data1 dvi_encoder_top, 27 tmds_data2 dvi_encoder_top, 27 tmdsclk dvi_decoder, 22	use_phase_detector serdes_1_to_5_diff_data, 40 valid_data serdes_1_to_5_diff_data, 42 valid_data_d serdes_1_to_5_diff_data, 41 valid_data_im
dvi_demo, 24 TX0_TMDSB dvi_demo, 24 tmds_data0 dvi_encoder_top, 27 tmds_data1 dvi_encoder_top, 27 tmds_data2 dvi_encoder_top, 27 tmdsclk	use_phase_detector serdes_1_to_5_diff_data, 40 valid_data serdes_1_to_5_diff_data, 42 valid_data_d serdes_1_to_5_diff_data, 41 valid_data_im serdes_1_to_5_diff_data, 42
dvi_demo, 24 TX0_TMDSB dvi_demo, 24 tmds_data0 dvi_encoder_top, 27 tmds_data1 dvi_encoder_top, 27 tmds_data2 dvi_encoder_top, 27 tmdsclk dvi_decoder, 22	use_phase_detector serdes_1_to_5_diff_data, 40 valid_data serdes_1_to_5_diff_data, 42 valid_data_d serdes_1_to_5_diff_data, 41 valid_data_im serdes_1_to_5_diff_data, 42 valid_data_or
dvi_demo, 24 TX0_TMDSB dvi_demo, 24 tmds_data0 dvi_encoder_top, 27 tmds_data1 dvi_encoder_top, 27 tmds_data2 dvi_encoder_top, 27 tmdsclk dvi_decoder, 22 dvi_encoder_top, 27	use_phase_detector serdes_1_to_5_diff_data, 40 valid_data serdes_1_to_5_diff_data, 42 valid_data_d serdes_1_to_5_diff_data, 41 valid_data_im serdes_1_to_5_diff_data, 42 valid_data_or serdes_1_to_5_diff_data, 42
dvi_demo, 24 TX0_TMDSB	use_phase_detector serdes_1_to_5_diff_data, 40 valid_data serdes_1_to_5_diff_data, 42 valid_data_d serdes_1_to_5_diff_data, 41 valid_data_im serdes_1_to_5_diff_data, 42 valid_data_or serdes_1_to_5_diff_data, 42 vsync
dvi_demo, 24 TX0_TMDSB	use_phase_detector serdes_1_to_5_diff_data, 40 valid_data serdes_1_to_5_diff_data, 42 valid_data_d serdes_1_to_5_diff_data, 41 valid_data_im serdes_1_to_5_diff_data, 42 valid_data_or serdes_1_to_5_diff_data, 42 vsync calc_res, 10 dvi_decoder, 22
dvi_demo, 24 TX0_TMDSB	use_phase_detector serdes_1_to_5_diff_data, 40 valid_data serdes_1_to_5_diff_data, 42 valid_data_d serdes_1_to_5_diff_data, 41 valid_data_im serdes_1_to_5_diff_data, 42 valid_data_or serdes_1_to_5_diff_data, 42 vsync calc_res, 10
dvi_demo, 24 TX0_TMDSB	use_phase_detector serdes_1_to_5_diff_data, 40 valid_data serdes_1_to_5_diff_data, 42 valid_data_d serdes_1_to_5_diff_data, 41 valid_data_im serdes_1_to_5_diff_data, 42 valid_data_or serdes_1_to_5_diff_data, 42 vsync calc_res, 10 dvi_decoder, 22 dvi_demo, 24 dvi_encoder_top, 27
dvi_demo, 24 TX0_TMDSB	use_phase_detector serdes_1_to_5_diff_data, 40 valid_data serdes_1_to_5_diff_data, 42 valid_data_d serdes_1_to_5_diff_data, 41 valid_data_im serdes_1_to_5_diff_data, 42 valid_data_or serdes_1_to_5_diff_data, 42 vsync calc_res, 10 dvi_decoder, 22 dvi_demo, 24 dvi_encoder_top, 27 gen_start, 37
dvi_demo, 24 TX0_TMDSB dvi_demo, 24 tmds_data0 dvi_encoder_top, 27 tmds_data1 dvi_encoder_top, 27 tmds_data2 dvi_encoder_top, 27 tmdsclk dvi_decoder, 22 dvi_encoder_top, 27 tmdsclk_n dvi_decoder, 21 tmdsclk_p dvi_decoder, 21 tmdsclkint dvi_encoder_top, 27	use_phase_detector serdes_1_to_5_diff_data, 40 valid_data serdes_1_to_5_diff_data, 42 valid_data_d serdes_1_to_5_diff_data, 41 valid_data_im serdes_1_to_5_diff_data, 42 valid_data_or serdes_1_to_5_diff_data, 42 vsync calc_res, 10 dvi_decoder, 22 dvi_demo, 24 dvi_encoder_top, 27 gen_start, 37 vsync_detected
dvi_demo, 24 TX0_TMDSB	use_phase_detector serdes_1_to_5_diff_data, 40 valid_data serdes_1_to_5_diff_data, 42 valid_data_d serdes_1_to_5_diff_data, 41 valid_data_im serdes_1_to_5_diff_data, 42 valid_data_or serdes_1_to_5_diff_data, 42 vsync calc_res, 10 dvi_decoder, 22 dvi_demo, 24 dvi_encoder_top, 27 gen_start, 37 vsync_detected gen_start, 37
dvi_demo, 24 TX0_TMDSB	use_phase_detector serdes_1_to_5_diff_data, 40 valid_data serdes_1_to_5_diff_data, 42 valid_data_d serdes_1_to_5_diff_data, 41 valid_data_im serdes_1_to_5_diff_data, 42 valid_data_or serdes_1_to_5_diff_data, 42 vsync calc_res, 10 dvi_decoder, 22 dvi_demo, 24 dvi_encoder_top, 27 gen_start, 37 vsync_detected gen_start, 37 vsync_q
dvi_demo, 24 TX0_TMDSB	use_phase_detector serdes_1_to_5_diff_data, 40 valid_data serdes_1_to_5_diff_data, 42 valid_data_d serdes_1_to_5_diff_data, 41 valid_data_im serdes_1_to_5_diff_data, 42 valid_data_or serdes_1_to_5_diff_data, 42 valid_data_or calc_res, 10 dvi_decoder, 22 dvi_demo, 24 dvi_encoder_top, 27 gen_start, 37 vsync_detected gen_start, 37 vsync_q calc_res, 10
dvi_demo, 24 TX0_TMDSB	use_phase_detector serdes_1_to_5_diff_data, 40 valid_data serdes_1_to_5_diff_data, 42 valid_data_d serdes_1_to_5_diff_data, 41 valid_data_im serdes_1_to_5_diff_data, 42 valid_data_or serdes_1_to_5_diff_data, 42 valid_data_or calc_res, 10 dvi_decoder, 22 dvi_demo, 24 dvi_encoder_top, 27 gen_start, 37 vsync_detected gen_start, 37 vsync_q calc_res, 10 gen_start, 37
dvi_demo, 24 TX0_TMDSB	use_phase_detector serdes_1_to_5_diff_data, 40 valid_data serdes_1_to_5_diff_data, 42 valid_data_d serdes_1_to_5_diff_data, 41 valid_data_im serdes_1_to_5_diff_data, 42 valid_data_or serdes_1_to_5_diff_data, 42 valid_data_or calc_res, 10 dvi_decoder, 22 dvi_demo, 24 dvi_encoder_top, 27 gen_start, 37 vsync_detected gen_start, 37 vsync_q calc_res, 10 gen_start, 37 vsync_risingedge
dvi_demo, 24 TX0_TMDSB	use_phase_detector serdes_1_to_5_diff_data, 40 valid_data serdes_1_to_5_diff_data, 42 valid_data_d serdes_1_to_5_diff_data, 41 valid_data_im serdes_1_to_5_diff_data, 42 valid_data_or serdes_1_to_5_diff_data, 42 valid_data_or serdes_1_to_5_diff_data, 42 vsync calc_res, 10 dvi_decoder, 22 dvi_demo, 24 dvi_encoder_top, 27 gen_start, 37 vsync_detected gen_start, 37 vsync_q calc_res, 10 gen_start, 37 vsync_risingedge calc_res, 10
dvi_demo, 24 TX0_TMDSB	use_phase_detector serdes_1_to_5_diff_data, 40 valid_data serdes_1_to_5_diff_data, 42 valid_data_d serdes_1_to_5_diff_data, 41 valid_data_im serdes_1_to_5_diff_data, 42 valid_data_or serdes_1_to_5_diff_data, 42 valid_data_or calc_res, 10 dvi_decoder, 22 dvi_demo, 24 dvi_encoder_top, 27 gen_start, 37 vsync_detected gen_start, 37 vsync_q calc_res, 10 gen_start, 37 vsync_risingedge
dvi_demo, 24 TX0_TMDSB	use_phase_detector serdes_1_to_5_diff_data, 40 valid_data serdes_1_to_5_diff_data, 42 valid_data_d serdes_1_to_5_diff_data, 41 valid_data_im serdes_1_to_5_diff_data, 42 valid_data_or serdes_1_to_5_diff_data, 42 vsync calc_res, 10 dvi_decoder, 22 dvi_demo, 24 dvi_encoder_top, 27 gen_start, 37 vsync_detected gen_start, 37 vsync_q calc_res, 10 gen_start, 37 vsync_risingedge calc_res, 10 gen_start, 37
dvi_demo, 24 TX0_TMDSB	use_phase_detector serdes_1_to_5_diff_data, 40 valid_data serdes_1_to_5_diff_data, 42 valid_data_d serdes_1_to_5_diff_data, 41 valid_data_im serdes_1_to_5_diff_data, 42 valid_data_or serdes_1_to_5_diff_data, 42 valid_data_or serdes_1_to_5_diff_data, 42 vsync calc_res, 10 dvi_decoder, 22 dvi_demo, 24 dvi_encoder_top, 27 gen_start, 37 vsync_detected gen_start, 37 vsync_q calc_res, 10 gen_start, 37 vsync_risingedge calc_res, 10

```
edidslave, 34
WAIT_FOR_START_AGAIN
    edidslave, 34
WAIT_WRITE_BYTE_ACK
    edidslave, 34
WAIT_WRITE_BYTE_ACK_ADD
    edidmaster, 31
WAIT_WRITE_BYTE_ACK_ADD_R
    edidmaster, 31
WAIT_WRITE_BYTE_ACK_REG
    edidmaster, 31
WRITE_BYTE
    edidslave, 34
WRITE_BYTE_ADD_R
    edidmaster, 31
WRITE_BYTE_ADD_W
    edidmaster, 31
WRITE_BYTE_REG
    edidmaster, 31
WRITE_EN
    DRAM16XN, 20
wa
    chnlbond, 12
    convert_30to15_fifo, 13
wa_d
    convert_30to15_fifo, 13
we
    chnlbond, 12
Υ
    dvi_demo, 25
```