


Architectural
Hierarchy from
Human or LLM



Hierarchical
Prompt



Automated
prompt

Formatting

Tool
Feedback



Testbench
&
Simulation

Finalized
Hierarchical
Module



Proceed to next submodule

HDL Hierarchy Step

①

②

Intermediary
Verilog
Output

⑥

No Error

Error

③

④

⑤

⑦

⑧

End
Step