Vector Runahead

Ajeya Naithani (Ghent) Sam Ainsworth (Edinburgh) Timothy M. Jones (Cambridge) Lieven Eeckhout (Ghent)







Vector Runahead Summary


- 1. Targets indirect memory accesses
 - -- Complex address calculation
- 2. Purely microarchitectural and speculative


- 3. Executes multiple loop iterations as a single vector instruction
 - -- Workload does not have to be vectorizable


4. Independent of front-end bandwidth





ROB	
-	'















































Memory-Level Parallelism (MLP)









Memory-Level Parallelism (MLP)


ISCA 2005




ISCA 2005



ISCA 2005



ISCA 2005



Increased Memory-Level Parallelism (MLP)

Precise Runahead Eliminates Needless Work from Runahead

HPCA 2020

Precise Runahead Eliminates Needless Work from Runahead

HPCA 2020

1. Does not flush ROB

2. Executes only useful instructions

3. Runs ahead even for short intervals

Precise Runahead Eliminates Needless Work from Runahead

1. Does not flush ROB

2. Executes only useful instructions

3. Runs ahead even for short intervals

4. Efficiently manages microarchitectural resources

representative example

```
striding A
1<sup>st</sup> indirect B
2<sup>nd</sup> indirect C
```

```
for(i = 0; i < NUM_KEYS; i++)
C[hash(B[hash(A[i])])]++;</pre>
```

indirect chain

representative example


```
striding A
1<sup>st</sup> indirect B
2<sup>nd</sup> indirect C
```


```
for(i = 0; i < NUM_KEYS; i++)
C[hash(B[hash(A[i])])]++;
```


```
unsigned int
hash(unsigned int x) {
    x = ((x >> 16) ^ x) * 0x45d9f3b;
    x = ((x >> 16) ^ x) * 0x45d9f3b;
    x = (x >> 16) ^ x;
    return x & (MAX_KEY - 1);
}
```


complex indirect address computation


indirect chain
































Runahead Cannot Prefetch Indirect Memory Accesses

Runahead Cannot Prefetch Indirect Memory Accesses

1. Core cannot issue indirect loads


Runahead Cannot Prefetch Indirect Memory Accesses

1. Core cannot issue indirect loads

2. Limited by the front-end bandwidth

A New Microarchitectural Technique is Required

with stride prefetcher



1. Accesses to array A are striding

1. Accesses to array A are striding

1. Accesses to array A are striding

$$i = 0$$

$$A[0] \rightarrow H_0 \rightarrow B[H_0] \rightarrow H_1 \rightarrow C[H_1]$$

1. Accesses to array A are striding

$$i = 0$$
 $A[0] \rightarrow H_0 \rightarrow B[H_0] \rightarrow H_1 \rightarrow C[H_1]$


$$i = 1$$
 $A[1] \rightarrow H_2 \rightarrow B[H_2] \rightarrow H_3 \rightarrow C[H_3]$

1. Accesses to array A are striding


$$i = 0$$
 $A[0] \rightarrow H_0 \rightarrow B[H_0] \rightarrow H_1 \rightarrow C[H_1]$

$$i = 1$$
 $A[1] \rightarrow H_2 \rightarrow B[H_2] \rightarrow H_3 \rightarrow C[H_3]$


$$i = 2$$
 $A[2] \rightarrow H_4 \rightarrow B[H_4] \rightarrow H_5 \rightarrow C[H_5]$








































































































































 Back-end stalls due to large number of scalar instructions



issue queue functional units register file


1. Back-end stalls due to large number of scalar instructions



issue queue functional units register file

- 2. Speculatively vectorize indirect chains
 - Back-end stalls reduce by ~8x
 - Use vector (physical) register file instead


 Back-end stalls due to large number of scalar instructions





issue queue functional units register file


- 2. Speculatively vectorize indirect chains
 - Back-end stalls reduce by ~8x
 - Use vector (physical) register file instead


3. Workloads do not have to be vectorizable

































H → Hash function





















- 1. Future instructions are generated automatically
 - -- Independent of the front-end bandwidth
- 2. Issue more than one vector instructions for each scalar instruction
 - -- Unrolling: Dispatch next round of vector instructions after issuing the first
 - -- Pipelining: Dispatch multiple vector instructions for each scalar instruction




H → Hash function















































H → Hash function


















































When to terminate runahead mode?




When to terminate runahead mode?

Last indirect load: Identified with vector taint tracking




When to terminate runahead mode?


Last indirect load: Identified with vector taint tracking



When to terminate runahead mode?

Last indirect load: Identified with vector taint tracking





Register Renaming in Vector Runahead


Register Renaming in Vector Runahead


 Allocation: Scalar architectural registers are renamed to vector physical registers using Vector Register Allocation Table (VRAT)


Register Renaming in Vector Runahead

1. Allocation: Scalar architectural registers are renamed to vector physical registers using Vector Register Allocation Table (VRAT)


2. Deallocation: Like Precise Runahead Using Register Deallocation Queue (RDQ)











Stride Detector





























Simulator: Sniper 6.0



Baseline: 3.2 GHz OoO, ROB=224, issue queue=97,

load queue=64, store queue=60, register file: 180 int, 96 vector

Workloads: Benchmarks with complex memory indirection patterns from HPC, graph analytics, and database domains

Aggressive stride prefetcher with 16 streams, MSHR=24

OoO: Baseline out-of-order core

OoO: Baseline out-of-order core

PRE: Precise runahead execution*

-- Ideal stalling slice table

OoO: Baseline out-of-order core


PRE: Precise runahead execution*

-- Ideal stalling slice table

VR: Vector Runahead**


-- Pipelined version: Simultaneously issue eight vector instructions for each scalar instruction

Evaluation – Performance



PRE: 1.20x


Evaluation – Performance



PRE: 1.20x

VR: 1.79x

Evaluation – Memory-Level Parallelism




OoO: 4.2

PRE: 5


VR: 9.8

Prefetching Coverage




Prefetching Accuracy and Timeliness

Prefetching Accuracy and Timeliness



Prefetching Accuracy and Timeliness



- 1. Indirect Memory Prefetcher
 - -- IMP 1.19x versus Vector Runahead: 1.79x
 - -- Works only for simple single-level indirects

MICRO 2015

- 1. Indirect Memory Prefetcher
 - -- IMP 1.19x versus Vector Runahead: 1.79x
 - -- Works only for simple single-level indirects
- 2. Unrolling and pipelining

MICRO 2015

- 1. Indirect Memory Prefetcher
 - -- IMP 1.19x versus Vector Runahead: 1.79x
 - -- Works only for simple single-level indirects

2. Unrolling and pipelining

3. Varying LLC size: Vector Runahead equally effective

MICRO 2015

- 1. Indirect Memory Prefetcher
 - -- IMP 1.19x versus Vector Runahead: 1.79x
 - -- Works only for simple single-level indirects

MICRO 2015

2. Unrolling and pipelining

- 3. Varying LLC size: Vector Runahead equally effective
- 4. Varying MSHR entries
 - -- Sufficient MSHRs needed for VR's extreme level of MLP

1. Achieves high degree of MLP for indirect accesses with complex address calculation

- Achieves high degree of MLP for indirect accesses with complex address calculation
- 2. Vector Runahead = Reordered loads + speculative vectorization + delayed termination

- 1. Achieves high degree of MLP for indirect accesses with complex address calculation
- 2. Vector Runahead = Reordered loads + speculative vectorization + delayed termination
- 3. Increases effective fetch/decode bandwidth

- 1. Achieves high degree of MLP for indirect accesses with complex address calculation
- 2. Vector Runahead = Reordered loads + speculative vectorization + delayed termination
- 3. Increases effective fetch/decode bandwidth
 - 1.79x higher performance by 2.3x higher MLP

Vector Runahead

Ajeya Naithani (Ghent)
Sam Ainsworth (Edinburgh)
Timothy M. Jones (Cambridge)
Lieven Eeckhout (Ghent)





