# Improving Soft Error Reliability in Modern Processors

Ajeya Naithani

**Advisor: Prof. Lieven Eeckhout** 

**Doctoral Thesis Defense** 





#### Reliability in Computer Science

The term reliability refers to the ability of a computer hardware or software component to consistently perform according to its specifications.

A problem has been detected and Windows has been shut down to prevent damage to your computer. The problem seems to be caused by the following file: kbdhid.sys MANUALLY\_INITIATED\_CRASH If this is the first time you've seen this stop error screen, restart your computer. If this screen appears again, follow these steps: Check to make sure any new hardware or software is properly installed. If this is a new installation, ask your hardware or software manufacturer for any Windows updates you might need. If problems continue, disable or remove any newly installed hardware or software. Disable BIOS memory options such as caching or shadowing. If you need to use safe mode to remove or disable components, restart your computer, press F8 to select Advanced Startup Options, and then select Safe Mode. Technical Information: \*\*\* kbdhid.sys - Address 0x94efd1aa base at 0x94efb000 DateStamp 0x4a5bc705



#### Cosmic Ray Showers Crash Supercomputers. Here's What to Do About It

What happens when a national laboratory's supercomputers start glitching?



Cosmic Ray Showers Crash Supercomputers Hardon Computer: Dirty About It

What happens when a national laboratory's supercomputer How To Kill A Supercomputer: Dirty About It

What happens when a national laboratory's supercomputers How To Kill A Supercomputer: Dirty About It

How To Kill A Supercomputers How To Kill A Supercomputer: Dirty About It

How To Kill A Supercomputer Rays, and Bad

Power, Cosmic Rays, and Bad

Power, Solder

Will future exascale supercomputers be able to withstand the steady onslaught of routine faults?

By Al Geist


As a child, were you ever afraid that a monster lurking in your bedroom would leap out of the dark and get you? My job at Oak Ridge National <u>Laboratory</u> is to worry about a similar monster, hiding in the steel cabinets of the supercomputers and threatening to crash the largest computing machines on the planet.

The monster is something



#### The Uber Crash Won't Be the Last Shocking Self-Driving Death

These systems will fail, and when the do, the result will look nothing like human-powered crashes.



# Did you Read your Car Insurance Carefully?

giustif

oppur

Sanita

quota

prede

sanita

preser

incari

validità permanente a
izione che la stessa si manifesti
due anni dall'Infortunio.

valutazione dell'invalidità
anente sarà effettuata in base alla
a che segue nella pagina
ssiva. Se la lesione comporta
minorazione anziché la perdita
anatomica o funzionale di
i o arti, le percentuali della
la vengono ridotte in
przione alla funzionalità

perdita totale anatomica o onale di più organi odarti orta l'applicazione di una ntuale di invaliditàpari alla la delle singole percentuali osciute perciascuna lesione con ssimo del 100%. Per i casi non

#### ART. C.3 - ESCLUSIONI

#### Sono esclusi dall'assicurazione i sinistri determinati da:

- valutazione dell'invalidità a) partecipazione a corse o gare e mente sarà effettuata in base alla relative prove ufficiali e verifiche a che segue nella pagina preliminari e finali previste nel ssiva. Se la lesione comporta regolamento particolare di gara;
- anatomica o funzionale di b) tumulti popolari, atti di o arti, le percentuali della terrorismo, vandalismo, attentati ai vengono ridotte in quali l'Assicurato abbia partecipato attivamente:
  - c) guerra, insurrezioni, terremoti, eruzioni vulcaniche;
  - d) trasmutazione del nucleo dell'atomo come pure dovuti ad esposizione a radiazioni ionizzanti;

ART, C.4 - LIQUIDAZIONI

del piedeun arto inferiore all'altezza di sotto al ginocchio u occhio ambedue gli occhi un rene i milza sordità completa di un orecchi sordità completa di ambedue g orecchi perdita totale dell voce postumi di trauma distorsiv cervicale con contrattura muscolare limitazione dei movimenti del capo del collo

Liquidazione incaricato d Società


The insurance does not cover those accidents caused by:


[...]

exposure to ionizing radiation\*



Consumer






Consumer





Scientific Computing






**Data Center** 



**Scientific Computing** 



Automotive








Consumer

**Data Center** 

Scientific Computing

Automotive








**Scientific Computing** 



Automotive

**Less** critical

Consumer







Consumer


Less critical

**Data Center** 

**Critical** 

Scientific Computing

Automotive



Consumer

Less

critical

**Data Center** 

**Critical** 




Scientific Computing

More Critical



Automotive

8



Consumer

Less critical

**Data Center** 

**Critical** 




Scientific Computing

More Critical



Automotive

Human life



Consumer

Less critical

**Data Center** 

**Critical** 



Scientific Computing

More Critical





Automotive

Human life


**Reliability Requirements** 

## Different Devices Running These Systems








**Processor** 





#### Memory








































**Processor** 



Example: non-functioning or defective transistor



Example: non-functioning or defective transistor

# **Three Types of Faults**

1. Permanent – to be fixed at hardware level or cannot be fixed

- 1. Permanent to be fixed at hardware level or cannot be fixed
  - -- Wearout, Electromigration

- 1. Permanent to be fixed at hardware level or cannot be fixed
  - -- Wearout, Electromigration

2. Intermittent – under specific conditions

- 1. Permanent to be fixed at hardware level or cannot be fixed
  - -- Wearout, Electromigration

- 2. Intermittent under specific conditions
  - -- Elevated temperature

- 1. Permanent to be fixed at hardware level or cannot be fixed
  - -- Wearout, Electromigration

- 2. Intermittent under specific conditions
  - -- Elevated temperature

3. Transient – random, temporary, non-reproducible

- 1. Permanent to be fixed at hardware level or cannot be fixed
  - -- Wearout, Electromigration

- 2. Intermittent under specific conditions
  - -- Elevated temperature


- 3. Transient random, temporary, non-reproducible
  - -- Energy particle strikes or radiations

 Main source: neutrons from deep space




 Main source: neutrons from deep space






Main source: neutrons from deep space



 Main source: neutrons from deep space





Temporarily changes device state

Main source: neutrons from deep space

Secondary source: alpha particles from packaging material

drain source Transistor device\*

Neutron

strike

Temporarily changes device state

Fault


Fault





Error


Fault Error Failure


Fault Radiations Error Failure





























High performance

#### High performance

 $-1988 \rightarrow 2017$  more than 1000 X increase

#### High performance

 $-1988 \rightarrow 2017$  more than 1000 X increase

#### Two key contributors

#### High performance

- 1988 → 2017 more than 1000 X increase

#### Two key contributors


1. Technology scaling – smaller transistors → better performance

#### High performance


 $-1988 \rightarrow 2017$  more than 1000 X increase

#### Two key contributors

- 1. Technology scaling smaller transistors → better performance
- 2. Microarchitectural innovations pipelining, out-of-order execution, prefetching, branch prediction




http://cpudb.stanford.edu/




http://cpudb.stanford.edu/

18




http://cpudb.stanford.edu/




http://cpudb.stanford.edu/

http://cpudb.stanford.edu/





K


20





http://cpudb.stanford.edu/

































































http://cpudb.stanford.edu/


22

Smaller transistors → Reduced charge









Smaller transistors → Reduced charge

Smaller transistors → Reduced charge

Easily surpassed by neutrons

Smaller transistors → Reduced charge

Easily surpassed by neutrons

More transistors → More faults → More errors/failures

Smaller transistors → Reduced charge

Easily surpassed by neutrons

More transistors  $\rightarrow$  More faults  $\rightarrow$  More errors/failures


Technology scaling

Smaller transistors → Reduced charge

Easily surpassed by neutrons

More transistors  $\rightarrow$  More faults  $\rightarrow$  More errors/failures





Increased rate of soft errors


Aggressive technology scaling

Aggressive technology scaling

 Large microarchitectural state


Aggressive technology scaling

Large microarchitectural state



Aggressive technology scaling

 Large microarchitectural state



1. Exploiting core heterogeneity to improve reliability [HPCA 2017, TC 2018]

- 1. Exploiting core heterogeneity to improve reliability [HPCA 2017, TC 2018]
- 2. Dispatch Halting: Improving out-of-order core reliability [DSN 2020, Under review]

- 1. Exploiting core heterogeneity to improve reliability [HPCA 2017, TC 2018]
- 2. Dispatch Halting: Improving out-of-order core reliability [DSN 2020, Under review]
- Precise Runahead Execution: Improving performance and evaluating reliability [CAL 2019, HPCA 2020]

### Contribution #1 [HPCA 2017, TC 2018]


# **Exploiting Core Heterogeneity to Improve Reliability**

### **Benefits of Heterogeneous Multicores**

Multiple core types


### Benefits of Heterogeneous Multicores

Multiple core types



### Benefits of Heterogeneous Multicores


Multiple core types



#### Benefits of Heterogeneous Multicores

Multiple core types

Well-established power benefits\*




#### Benefits of Heterogeneous Multicores

Multiple core types

Well-established power benefits\*

 Well-established scheduling techniques\*\*




e.g. Big.LITTLE and Kal-El


#### Benefits of Heterogeneous Multicores


Multiple core types **Big high-performance cores** Well-est No prior work -> How heterogeneous chip-multiprocessors affect reliability? Well-està techniques\*\* e.g. Big.LITTLE and Kal-El

\*[Kumar et al. MICRO'03, ISCA'04] \*\*[Van Craeynest et al. ISCA'12]


Processor bit








ACE →
Architecturally
Correct
Execution




Branch predictor, wrong-path instructions

ACE →
Architecturally
Correct
Execution




ACE →
Architecturally
Correct
Execution

Branch predictor, wrong-path instructions



ACE →
Architecturally
Correct
Execution


Branch predictor, wrong-path instructions



Branch predictor, wrong-path instructions

Program counter, correct-path instructions

ACE →
Architecturally
Correct
Execution



Branch predictor, wrong-path instructions

Program counter, correct-path instructions

ACE →
Architecturally
Correct
Execution

For correct program execution, all ACE bits must be correct

ACE Cycles = Total cycles a bit was ACE

ACE Cycles = Total cycles a bit was ACE

ACE Bit Count (ABC) = Sum of ACE cycles for all committed instructions

ACE Cycles = Total cycles a bit was ACE

ACE Bit Count (ABC) = Sum of ACE cycles for all committed instructions

Soft Error Rate (SER) = 
$$\frac{ABC}{Total \ cycles} \times IFR$$

IFR = Probability of a soft error

ACE Cycles = Total cycles a bit was ACE

ACE Bit Count (ABC) = Sum of ACE cycles for all committed instructions

Soft Error Rate (SER) = 
$$\frac{ABC}{Total \ cycles} \times IFR$$

IFR = Probability of a soft error

For the same execution time

ACE Cycles = Total cycles a bit was ACE

ACE Bit Count (ABC) = Sum of ACE cycles for all committed instructions

Soft Error Rate (SER) = 
$$\frac{ABC}{Total \ cycles} \times IFR$$

IFR = Probability of a soft error

For the same execution time

**ABC** 

SER

ACE Cycles = Total cycles a bit was ACE

ACE Bit Count (ABC) = Sum of ACE cycles for all committed instructions

Soft Error Rate (SER) = 
$$\frac{ABC}{Total \ cycles} \times IFR$$

IFR = Probability of a soft error

For the same execution time



SER

ACE Cycles = Total cycles a bit was ACE

ACE Bit Count (ABC) = Sum of ACE cycles for all committed instructions

Soft Error Rate (SER) = 
$$\frac{ABC}{Total \ cycles} \times IFR$$

IFR = Probability of a soft error


For the same execution time






Size = 128, each entry = 100 bits, total bits = 12800

Size = 128, each entry = 100 bits, total bits = 12800




Size = 128, each entry = 100 bits, total bits = 12800




ROB ACE bits =  $64 \times 100 = 6400$ 

Size = 128, each entry = 100 bits, total bits = 12800



ROB ACE bits =  $64 \times 100 = 6400$ 

Size = 128, each entry = 100 bits, total bits = 12800




Size = 128, each entry = 100 bits, total bits = 12800




- ✓ Microarchitecture

branch


ROB ACE bits =  $64 \times 100 = 6400$ 



Size = 128, each entry = 100 bits, total bits = 12800




- ✓ Microarchitecture




ROB ACE bits =  $64 \times 100 = 6400$ 


#### **Vulnerability vs. Core Type**




#### **Vulnerability vs. Core Type**




#### **Vulnerability vs. Core Type**







Increasing SER →





Increasing SER →




Increasing SER →











### Vulnerability vs. Compute-Intensity


Increasing SER →





## Vulnerability vs. Memory-Intensity

















- No simple workload characteristic
  - -- For example, memory-intensity or compute-intensity

- No simple workload characteristic
  - -- For example, memory-intensity or compute-intensity
- Predicting SER is not straightforward\*
  - -- Complex interaction of various workload characteristics

- No simple workload characteristic
  - -- For example, memory-intensity or compute-intensity
- Predicting SER is not straightforward\*
  - -- Complex interaction of various workload characteristics
- A dynamic mechanism required
  - -- To monitor reliability on either core type

- No simple workload characteristic
  - -- For example, memory-intensity or compute-intensity
- Predicting
  - -- Comple

Reliability-Aware Scheduling

aracteristics

- A dynamic
  - -- To monitor reliability on either core type

In isolation on one core:

In isolation on one core:

A Time = 1

SER = 4

#### In isolation on one core:

A Time = 1

SER = 4

B Time = 1

SER = 1

#### In isolation on one core:

A Time = 1

SER = 4

B Time = 1

SER = 1

As a 2-program workload on a CMP with two cores:

A Time = 1

SER = 4

#### In isolation on one core:

- A Time = 1
- B Time = 1

- SER = 4
- SER = 1

As a 2-program workload on a CMP with two cores:

- A Time = 1
- B Time = 2

- SER = 4
- SER = 1

#### In isolation on one core:

A Time = 1

SER = 4

B Time = 1

SER = 1

As a 2-program workload on a CMP with two cores:


A Time = 1


SER = 4


B Time = 2


SER = 1

Adding SER









In isolation on one core:

A Time = 1

Time = 1

SER = 4

SER = 1

As a 2-program workload on a CMP with two cores:

A Time = 1

SER = 4

B Time = 2

SER = 1

In isolation on one core:

Time = 1

Time = 1

SER = 4

SER = 1

As a 2-program workload on a CMP with two cores:

Time = 1

 $SER = 4 \qquad 1 \times 4$ 

Time = 2

SER = 1

In isolation on one core:

Time = 1

SER = 4

Time = 1

SER = 1

As a 2-program workload on a CMP with two cores:

Time = 1

SER = 4 1 × 4 Weighted SER = 4

Time = 2

SER = 1

#### In isolation on one core:

- Time = 1
- Time = 1

- SER = 4
- SER = 1

As a 2-program workload on a CMP with two cores:

- Time = 1
- Time = 2

- SER = 4 1 × 4 Weighted SER = 4
- SER = 1
- 2 × 1

#### In isolation on one core:

A Time = 1

SER = 4

B Time = 1

SER = 1

As a 2-program workload on a CMP with two cores:

A Time = 1

SER = 4

1 × 4 Weighted SER = 4

B Time = 2

SER = 1

2 × 1 Weighted SER = 2

#### In isolation on one core:

- A Time = 1
- B Time = 1

- SER = 4
- SER = 1

As a 2-program workload on a CMP with two cores:

- A Time = 1
- B Time = 2

- SER = 4
  - +
- SER = 1
- Total SER = 5

- Weighted SER = 4
  - +
- Weighted SER = 2
  - SSER
- : 1

In isolation on one core:

A Time = 1

B Time = 1

SER = 4

SER = 1

As a 2-program workload on a CMP with two cores:

A Time = 1

B Time = 2

SER = 4

+

SER = 1

Weighted SER = 4

+

Weighted SER = 2

Total SER =

5





: |

6

In isolation on one core:

A Time = 1

SER = 4

B Time = 1

SER = 1

As a 2-program workload on a CMP with two cores:

A Time = 1

SER = 4

Weighted SER = 4

B Time = 2

SER = 1

Weighted SER = 2










## **Scheduling Algorithm**


## **Scheduling Algorithm**


Start























#### Sniper 6.0

-- Augmented with ACE Bit Counters

#### Sniper 6.0

-- Augmented with ACE Bit Counters

#### SPEC CPU2006

- -- 1B instruction SimPoints
- -- Based on big-core SER

```
✓ L→ Low SER
```

- ✓ M → Medium SER
- ✓ H → High SER

#### Sniper 6.0

-- Augmented with ACE Bit Counters

- ✓ L→ Low SER
- ✓ M → Medium SER
- ✓ H → High SER

#### SPEC CPU2006

- -- 1B instruction SimPoints
- -- Based on big-core SER

### 4-program workloads

-- 6 categories → HHHH, HHMM, HHLL, MMMM, MMLL, LLLL

#### Sniper 6.0

-- Augmented with ACE Bit Counters

- ✓ L→ Low SER
- ✓ M → Medium SER
- √ H → High SER

#### SPEC CPU2006

- -- 1B instruction SimPoints
- -- Based on big-core SER

HCMP → two big and two small cores (2B2S)

### 4-program workloads

-- 6 categories → HHHH, HHMM, HHLL, MMMM, MMLL, LLLL

#### **Evaluation**

#### Reliability-Optimized Scheduler

-- Optimizes SSER using our scheduling algorithm

#### **Evaluation**

#### Reliability-Optimized Scheduler

-- Optimizes SSER using our scheduling algorithm

#### Performance-Optimized Scheduler

-- Optimizes System Throughput (STP)

#### **Evaluation**

#### Reliability-Optimized Scheduler

-- Optimizes SSER using our scheduling algorithm


#### Performance-Optimized Scheduler

-- Optimizes System Throughput (STP)

#### Random Scheduler

-- Randomly selects applications to run on the big core(s)

### 2B2S Results - Reliability




#### Compared to random

Reliability-optimized

- -- improves SSER by 32%
- -- up to 55.6%

### 2B2S Results – Reliability



#### Compared to random

Reliability-optimized


- -- improves SSER by 32%
- -- up to 55.6%

Performance-optimized

-- improves SSER by 7.3%

reliability-optimized - performance-optimized

### 2B2S Results - Reliability




## Compared to performance-optimized

Reliability-optimized

- -- improves SSER by 25.4%
- -- up to 60.2%

reliability-optimized
 performance-optimized

#### 2B2S Results – Performance




#### Compared to random

Reliability-optimized -- does not degrade STP

reliability-optimized

#### 2B2S Results – Performance



#### Compared to random


Reliability-optimized -- does not degrade STP

Performance-optimized

- -- improves STP by 6.3%
- -- up to 18.7%

reliability-optimized
 performance-optimized

#### 2B2S Results – Performance





## Compared to performance-optimized


Reliability-optimized


- -- degrades STP by 6.3%
- -- up to 18.7%

reliability-optimized
 performance-optimized











### Contribution #2 [DSN 2020, Under review]

# Dispatch Halting to Improve Out-of-Order Core Reliability






	micro-op queue	issue queue		ı	1
decode	rename/dispatch	issue	execute	commit	time


	micro-op queue	issue queue	functional unit		ı	
decode	rename/dispatch	issue	execute	commit	<b>&gt;</b>	time

		micro-op queue	issue queue	functional unit	register file		
ı	decode	rename/dispatch	issue	execute	commit	<b></b>	tim


				load/store queue			
		micro-op queue	issue queue	functional unit	register file		. •
•	decode	rename/dispatch	issue	execute	commit	$\longrightarrow$	time




#### **ACE Bit Count for OoO Resources**





time





































## **Quantifying the Potential**




## **Quantifying the Potential**




Proactively prevent instructions following an LLC missing load to allocate entries in the ROB (or back-end structures)

Proactively prevent instructions following an LLC missing load to allocate entries in the ROB (or back-end structures)




Proactively prevent instructions following an LLC missing load to allocate entries in the ROB (or back-end structures)



Proactive Dispatch Halting


Reactively mark the back-end speculative after a blocked ROB head

Proactively prevent instructions following an LLC missing load to allocate entries in the ROB (or back-end structures)




Proactive Dispatch Halting

Reactively mark the back-end speculative after a blocked ROB head




Reactive Dispatch
Halting



Fetch


Pre-Decode


Decode





Issue


Execute Commit























































### **Handling Performance Bottlenecks**

### **Handling Performance Bottlenecks**


Execute load/branch instructions and their producer instructions speculatively


### **Handling Performance Bottlenecks**


- Execute load/branch instructions and their producer instructions speculatively
- Find producer instructions iteratively
  - -- Modify front-end Register Allocation Table (RAT)

## **Handling Performance Bottlenecks**


- Execute load/branch instructions and their producer instructions speculatively
- Find producer instructions iteratively
  - -- Modify front-end Register Allocation Table (RAT)
- One additional RAT checkpoint








Producer Instruction Table




#### New **Proactive Dispatch Halting** Modified Existing Producer Instruction Table Pre-Extended **Fetch** Commit Decode Rename Execute Issue Micro-op Queue Dispatch Decode **Load Miss**

**Load Instructions** 

**Prediction Table** 





Mark back-end as speculative after a load miss

- Mark back-end as speculative after a load miss
- EMQ works as a replay buffer

- Mark back-end as speculative after a load miss
- EMQ works as a replay buffer
- Upon resume

- Mark back-end as speculative after a load miss
- EMQ works as a replay buffer
- Upon resume
  - -- Copy retirement RAT to front-end RAT

Checkpointing RAT does not work

- Mark back-end as speculative after a load miss
- EMQ works as a replay buffer
- Upon resume
  - -- Copy retirement RAT to front-end RAT
  - -- Re-execute all instructions from the replay buffer or EMQ

Checkpointing RAT does not work

OoO: Baseline out-of-order core

OoO: Baseline out-of-order core

NO-SPEC: Proactive dispatch halting without speculative execution

OoO: Baseline out-of-order core

NO-SPEC: Proactive dispatch halting without speculative execution


P-DH: Proactive dispatch halting


OoO: Baseline out-of-order core


NO-SPEC: Proactive dispatch halting without speculative execution


P-DH: Proactive dispatch halting

R-DH: Reactive dispatch halting











#### **Evaluation -- Performance**



#### **Evaluation -- Performance**





Dispatch halting does not degrade performance


## Contribution #3 [CAL 2019, HPCA 2020]


# Precise Runahead Execution to Improve Performance and Evaluate Reliability


→ time



























Larger ROB


### **Full-ROB Stalls Degrade Performance**


Larger Increased MLP


### Full-ROB Stalls Degrade Performance


Larger Increased Performance



















**Increased** Memory-Level Parallelism (MLP)

→ time






Finds the stalling slice of instructions in ROB

- Finds the stalling slice of instructions in ROB
- Executes only this slice after a full-ROB stall

- Finds the stalling slice of instructions in ROB
- Executes only this slice after a full-ROB stall
- Clock-gates the front-end for saving power

- Finds the stalling slice of instructions in ROB
- Executes only this slice after a full-ROB stall
- Clock-gates the front-end for saving power



Better energy-efficiency and similar performance

Runahead execution

Runahead buffer

	Runahead execution	Runahead buffer	
Flush ROB			

	Runahead execution	Runahead buffer	
Flush ROB			

	Runahead execution	Runahead buffer	
Flush ROB			

	Runahead execution	Runahead buffer	
Flush ROB		<b>✓</b>	
Execute all future instructions			

	Runahead execution	Runahead buffer	
Flush ROB	<b>√</b>		
Execute all future instructions			

	Runahead execution	Runahead buffer	
Flush ROB	<b>√</b>	<b>✓</b>	
Execute all future instructions		Only one slice	

	Runahead execution	Runahead buffer	
Flush ROB			
Execute all future instructions		Only one slice	
Performance			

	Runahead execution	Runahead buffer	
Flush ROB			
Execute all future instructions		Only one slice	
Performance	High		

	Runahead execution	Runahead buffer	
Flush ROB	<b>√</b>		
Execute all future instructions		Only one slice	
Performance	High	High	

	Runahead execution	Runahead buffer	
Flush ROB			
Execute all future instructions		Only one slice	
Performance	High	High	
Energy Efficiency			

	Runahead execution	Runahead buffer	
Flush ROB			
Execute all future instructions	<b>√</b>	Only one slice	
Performance	High <b>†</b>	High	
Energy Efficiency	Low		

	Runahead execution	Runahead buffer	
Flush ROB			
Execute all future instructions		Only one slice	
Performance	High	High↑	
Energy Efficiency	Low	Same	

	Runahead execution	Runahead buffer	
Flush ROB			*
Execute all future instructions		Only one slice	
Performance	High	High↑	
Energy Efficiency	Low	Same	

	Runahead execution	Runahead buffer	
Flush ROB			*
Execute all future instructions		Only one slice	All slices
Performance	High	High	
Energy Efficiency	Low	Same	

	Runahead execution	Runahead buffer	
Flush ROB			*
Execute all future instructions		Only one slice	All slices
Performance	High	High	Very high
Energy Efficiency	Low	Same	

	Runahead execution	Runahead buffer	
Flush ROB			*
Execute all future instructions		Only one slice	All slices
Performance	High	High	Very high
Energy Efficiency	Low	Same	High <b>†</b>

	Runahead execution	Runahead buffer	Precise runahead
Flush ROB			*
Execute all future instructions		Only one slice	All slices
Performance	High	High	Very high
Energy Efficiency	Low	Same	High

1. No need to flush the ROB


1. No need to flush the ROB


2. Slices execute quickly


1. No need to flush the ROB


2. Slices execute quickly


3. Only physical registers must be recycled












































OoO: Baseline out-of-order core

OoO: Baseline out-of-order core

RA: Runahead execution\*

-- No short runahead intervals

OoO: Baseline out-of-order core

RA: Runahead execution\*

-- No short runahead intervals

-- No overlapping intervals

\*[Mutlu et al. ISCA'05]

OoO: Baseline out-of-order core

RA: Runahead execution\*

-- No short runahead intervals

-- No overlapping intervals

RA-buffer: Runahead buffer\*\*

**OoO:** Baseline out-of-order core


RA: Runahead execution\*


-- No short runahead intervals


-- No overlapping intervals


RA-buffer: Runahead buffer\*\*


**PRE:** Precise runahead execution\*\*\*





















## **Evaluation -- Reliability**



	Runahead execution	Runahead buffer	Precise runahead
Flush ROB			*
Execute all future instructions	<b>√</b>	Only one slice	All slices
Performance	High <b>†</b>	High	Very high
Energy Efficiency	Low	Same	High

	Runahead execution	Runahead buffer	Precise runahead
Flush ROB			*
Execute all future instructions	<b>√</b>	Only one slice	All slices
Performance	High <b>†</b>	High	Very high
Energy Efficiency	Low	Same	High
Reliability			

	Runahead execution	Runahead buffer	Precise runahead
Flush ROB	<b>√</b>		*
Execute all future instructions	<b>√</b>	Only one slice	All slices
Performance	High	High	Very high
Energy Efficiency	Low	Same	High
Reliability	High <b>1</b>		

	Runahead execution	Runahead buffer	Precise runahead
Flush ROB			*
Execute all future instructions	<b>√</b>	Only one slice	All slices
Performance	High	High	Very high
Energy Efficiency	Low	Same	High
Reliability	High <b>†</b>	High	

	Runahead execution	Runahead buffer	Precise runahead
Flush ROB		<b>✓</b>	*
Execute all future instructions	<b>√</b>	Only one slice	All slices
Performance	High <b>†</b>	High	Very high
Energy Efficiency	Low	Same	High
Reliability	High 1	High	Medium

1. Reliability-aware scheduling for multiprogram workloads Exploits the difference in vulnerability between core types to improve reliability

- Reliability-aware scheduling for multiprogram workloads
   Exploits the difference in vulnerability between core types to
   improve reliability
- Dispatch halting for single-threaded workloads
   Exploits invulnerable speculation to improve reliability under memory accesses

- Reliability-aware scheduling for multiprogram workloads
   Exploits the difference in vulnerability between core types to
   improve reliability
- Dispatch halting for single-threaded workloads
   Exploits invulnerable speculation to improve reliability under memory accesses
- 3. Precise runahead execution for single-threaded workloads Executes only useful future instructions after a full-ROB stall without flushing the ROB

# Improving Soft Error Reliability in Modern Processors

Ajeya Naithani

**Advisor: Prof. Lieven Eeckhout** 

**Doctoral Thesis Defense** 



