Course ID: CSE 306

Course Title: Computer Architecture Sessional

of solvetion lines to solvet a per howlar opening

has A atrigai stab sall blibam of bow ai twomis

B to produce the inputs for the parallel addors

In our ALU designs we use a 4- bit alatus againten

the atestion registers contains I starting but that

are denoted by ((Barry), S(Sign), V (aventlow)

combined with the tours input for

to get the desired F outputs.

Assignment-1: 4 bit ALU Simulation

Section! A2

Group: 03 man in and 1110 and great a trapp sugar do that a born

the ALU so hist is relicition variables an appealing Group Members:

1) 1905034

2)19 05 036 miling of all slows are mining (2)

3) 19 05 038 man atagai atab man at mail ango

4) 19 05 054

5) 19 050 59

Introduction:

An anithmetic logic unit (ALU) is a multi-operation, combinational-logic digital function. It can penform a set of basic arithmetic operations and a set of logic operations. The ALU has a number of selection lines to select a particular operation in the unit. The selection lines are decoded within the ALU so that k selection variables can specify up to 2k distinct operations.

In our experiment, there are three relection variables (cs) which can enable us to perform 23=8 distinct operations. The four data inputs from A are combined with the four inputs from B to generate an operation at the Foutputs. A combination circuit is used to modify the data imputs, A and B to produce the inputs for the parallel adders to get the desired Foutputs.

In our ALU design, we use a 4-bit status registers. The status register contains 4 status bits that are denoted by C (Carry), S (Sign), V (overflow), Z (Zerro). These status bits change during

OF: Bit C is set I when the output carry of the ALU is I, otherwise it is set 0.

SF: Bit S in set 1 when the highest order bit of the output of the ALV is 1, it is set 0 when the highest order bit is 0.

OF: Bit V in ret 1 it the X-OR of carriers

Cg and Ca is 1, otherwise it is set 0.


ZF: Bit Z in set 1 if the result is Zerro, otherwise the Z birt in set 0.

Problem Specification:

Telest.

Derign a 4-bit ALU with three relection bits CSO, CSI, CSZ for personning the following operations:

CS2	CS ₁	CSO	Functions
0	0	0	sub ale lie
0	0	1	Tramfer A
0	1	X	NEG A
1	0	0	AND
1	0	1	Add with canny
1	1	X	MORNING
H	Sus m	. 94	A Della Control of the Control of th



Truth Table and required K-maps:

cs ₂	cs1	CSO	Function	Xi	λ'.	Cin
0	0	0	$A_{1}-B_{1}$	Ai	Bi	1
0	0	1	Ai	A	0	0
0	1	0	-Ai	Ti.	0	1
0	1	1	A O -Ai	Ai	0	1
1	0	0	A; OB;	Ao Bi	0	0
1	0	1	$A_i + B_i + 1$	Ai	Bi	1
1	1	0	A: UB:	A, OR B;	0	0
1	1	1	ALUB:	A, OR B;	0	0
			1 / 2 = 1 / 1 / 1			

Truth table for determining Cin:

CS2	CS1	CSD	Cin
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	0

K-Map!

$$C_{in} = \sum_{z \in S_{2}} m(o, 2, 3, 5)$$


$$= c\overline{S}_{2}^{c}(S_{1} + c\overline{S}_{2}^{c}(S_{0} + cS_{2}^{c}(S_{1}^{c}(S_{0}^{c})) + cS_{2}^{c}(S_{1}^{c}(S_{0}^{c}))$$

$$I_{i} = \overline{B}(c\overline{S}_{2}^{c}(S_{1}^{c}(S_{0}^{c})) + B(cS_{2}^{c}(S_{1}^{c}(S_{0}^{c})))$$

$$X = (\overline{S}_{2} \cdot \overline{CS}_{1}) \cdot A_{i} + (\overline{S}_{2} \cdot \overline{CS}_{1}) \cdot \overline{A}_{i} + (\overline{S}_{2} \cdot \overline{CS}_{1}) (\overline{S}_{3} \cdot A_{i} \cdot B_{i} + \overline{CS}_{3} \cdot A_{i})$$

$$+ (S_{2} \cdot \overline{CS}_{1}) (A_{i} + B_{i})$$

Block Diagram:




Required ICs:


IC	Quantity		
74153	2		
74238	1		
7483	1		
7486	1		
7400	5		
7404	2		
7432	5		


Simulator Used! Logisim - Win-2.7.1

Lung =

telling ?







Dincubaion:

In this experiment, we were tasked to implement an ALV that can periform four arithmetic operations and two logical operation. We implemented the ALU in such a way that it can perform both arthinetic and logical operations in a single circuit, instead of requiring two different circuits. Number of IC that was wed, was kept as minimal as possible. Box, our implementation, we needed 17 of operations, 17 AND operations. So we used 5 + Hre IC7408, five 7432 IC. Ber Four IC7408 are fully used, and we wied extra IC 7408 to implement only one AND operation. Same wan for IC7432. We needed to implementation A:, Ai, Bi, Bi. So, we took more gater to negate A; Bi. So, we had to use extra Not gater. However, we tried to minimize the number of ICA. Moreover, Loginim-Win-2.7.1 simulation software was used to simulate the circuit. Finally, we got appropriate outputs for given inputs and selection bits.