Course ID: CSE 306

Course Title: Computer Architecture Sensional

Assignment 2: 32 bits Floating Point Adder Simulation

Section: A2 Group: 03

Group Members:

- 1) 1905 034
- 2) 1905036
- 3) 19 05 038
- 4) 19 05054
- 5) 19050 59

Introduction:
Floating-Point Adders in a combinational circuit which takes two floating points as inputs and provides their sum which in another Hoating point as output. Its implementation requires some basic n bits adders, subtractors, shifter, multiplexen comparator and some other basic gates.

Floating-Point Adder in designed to perform "Floating Point arithmetic" which is by fure the most used way of approximationg real number arithmetic for performing menumerical calculations on modern

computers.

The floating-point numbers representation in based on the scientific notation: the decimal point is not set in a fixed position in the bit sequence, but its position is indicated as a base

All the floating-point numbers are composed by

four components:

1) Sign: It indicates the sign of the number (O positive and 1 negative)

2) Significant: It sets the value of the number



3) Exponent: It contains the value of the bove power Al Bare: The bare (or readix) is implied and it in common to all the numbers (2 for binary numbers)

The Ateps involved in the Bodesign of a Floating-Point Adders are as follows:

1) Extracting sigm, exponents and fractions of both A and B numbers.

3) Treating the special cases:

· Operation with A or B equal to Zeno

· Operation with ±00

· Operation with NaN

For simplicity of our design, we are only dealing with the birut case.

3) Finding out what type of numbers are given:
Normalized

· Unnormalized

For simplicity of our design, we are assuming that numbers are given in normalized form 1) By comparing the exponent of the numbers, finding out their difference which is actually the required shifting amount and also the smaller & larger number '

5) Shifting the lower exponent number fraction ? to the right bits. Setting the output exponent as the highest exponent.

6] Working with the operation symbol and both sign to calculate the output sign and determine

the operation to do.


I Addition of the numbers and detection of overflow (carry bit)

3) Standardizing fraction shifting it to the left up the first one will be at the first position and updating the value of the exponent according with the carry bit and the shifting over the fraction.

Problem Specification!

Design a bloating-point adder circuit which takes two floating points as imputs and provides their sum, another floating point as output. Each floating point will be 32 bit long with following representation:

Sign	Exponent	Fraction
1 Bit	12 Bits	19 Bits



Block Diagnam!




Fig: Block Diagram of Floating Point Adder ICA used with count as a chant:

IC 7408 IC 7408 IC 7409 IC 7404 IC 7486 2X1 MUX 12 bit Companator 21 bit Adden 12 bit Adden 31 bit Adden 31 bit Adden Subtractor Right Shiften Left Shiften 1 Bit Finder	Component	Component Count
IC 7486 2X1 MUX 12 bit Comparator 21 bit Adder 31 bit Adder Subtractor Right Shifter Left Shifter Bit Finder		9
IC 7486 2X1 MUX 12 bit Comparator 21 bit Adder 31 bit Adder Subtractor Right Shifter Left Shifter Bit Finder	IC 7492	3
2X1 MUX 12 bit Companator 19 bit Companator 21 bit Adder 12 bit Adder 31 bit Adder 31 bit Adder 31 bit Adder 31 bit Shifter 4 Adder Bit Finder		
2X1 MUX 12 bit Companator 21 bit Adden 12 bit Adden 31 bit Adden 31 bit Adden 32 Subtractor Right Shiften Left Shiften 33 Left Shiften 45 Bit Finden		
19 bit Comparator 19 bit Comparator 21 bit Adder 10 bit Adder 11 12 bit Adder 11 12 bit Adder 12 bit Adder 13 bit Adder 14 15 16 16 16 16 16 16 16 16 16 16 16 16 16	2X1 MUX	
21 bit Adder 1 12 bit Adder 1 31 bit Adder 1 Subtractor 4 Right Shifter 3 Left Shifter 1 Bit Finder 2	12 bit Companator	
21 bit Adder 1 12 bit Adder 1 31 bit Adder 1 Subtractor 4 Right Shifter 3 Left Shifter 1 Bit Finder 2	19 bit Comparator	1
12 bit Adder 1 31 bit Adder 2 Subtractor 4 Right Shifter 3 Left Shifter 1 Bit Finder 2	21 bit Adder	
Subtractor 4 Right Shifter 3 Left Shifter 1 Bit Finder 2		
Right Shiften 3 Left Shiften 1 Bit Finder 2	31 bit Adder	1
Right Shiften 3 Left Shiften 1 Bit Finder 2	Subtractor	4
Left Shiften 1 Bit Finder 2	Right Shifter	3
Bit Finder 2	Left Shiften	
Nantao		
Negator 1	Negatore	1

P-05

Simulatori: Logissim Verusion 2.7.1

Dincumion:

During Implementation of our circuit, we had to discard some design because those designs required a lost of ICs. We had to change our design several times. We directly uses modules provided by in Logisim for our design to easily implement. We spent a lot of time in cross-cheacking corner cases, overtlow, undertlow conditions for each of sample test case. Sometimes, we encountered precision lass of minimum one or maximum three bits in output, because of rounding up and truncating the sum of two floating numbers. When two same floating points numbers but different sign bit are added, the sum did not earnal to zero in our design's output. So, we need to In we extra checking and use some multiplexens and ICs to determine where those imputs are some with different sign bit. If it wis true, the output would zero. Considering all those aspects, we finally implemented the most optimized design we could find.

