Course ID: CSE 306

Course Titlle: Computer Anchitecture Sessional Assignment 3: Assignment on 4-bit MIPS Design, Simulation and implementation

Section: AZ Group: 03

Group Members:

1) 1905034

2) 1905036

3) 19 05038

4) 19 05054

5) 19 05059

Introduction! A processor or processing unit is a digital circuit which penborm operations on some external data source, usually memory or some other data stream. The term in brequently used to refer to the Central Processing Unit (CPU) in a system. A central processing unit is the electronic circuitry that executes instructions comprising unit a computer program. The CPU periforim basic arithmetic, logic controlling and input/output (Ilo) operations specified by the instructions in the program.

Principle components of a CPU include the arithmetic logic unit (ALU) that periforms arithmetic and logic operations, processor registers that supply opercands to the ALV and store the results of ALV operations and a control unit that or chestrates the betching (trom memory) and execution of intruction by directing the coordinated operations of the ALU,

regintern and other components.
There are many types of Processor Design Implementation. MIPS (Microprocessor without

In this assignment, we have designed an 8-bit processor that implements the MIPS ISA. Each instruction will take I clock cycle to be executed. We have designed instruction memory, data memory, neginter file, ALV and a control unit of the

The processor is composed of five components:

1. Przogrzam Counteri: The przogrzam counterz (Pe) in a 8-bit Register which activated at the falling edge of the clock signal. After every clock it adds

1 to its previous address. The value it stores in med as the Instruction Memory Address.

2. Reginter File: Reginter File in a bank of seven Rengisters. They are denoted as freno, sto, \$11, 4\$2, \$\$3, \$\$4, \$\$5, . \$zeno reginter stores out.
Other Reginters are used as General Purpose

Reginters.

3. ALU: The ALU does all the calculation. It in controlled by 3-bit ALU op code which nets the type of calculation it periforms. It periforms calculation with two 8-bit binary numbers.

4) Control Unit: The Control Unit decoder the instruction by giving the relection input to all the MUXO, Register File, Data Memory and ALU.

5) Data Memory! The Data Memory stones the stack values and works as main memory. It has 256 bytes storage capacity. It stones Data as 8-bit value.


Instruction Set:


Intruction Set with Instruction ID


9motruction ID	Category	Type	Intruction
Α	Arrithmetic	R	add
В	Arithmetic	I	addi
C	Arithmetic	R	sub
D	Anithmetic	I	subi
E	Logic	R	and
F	Logic	I	andi
GI	Logic	R	OR
H	Logic	I	ori
I	Logic	R	SU
J	Logic	R	srl
K	Logic	R	nor
	Метогу	I	NW
M	Memorry	I	ler
N	Control - conditional	I	beg
0	Control-conditional	Į.	bnew
	Control-unconditional		j
P	Connai		-


Intraction Set with Op-code:

Op-code	Category	Type	Intraction
0000	Memorry	I	LW
0001	Control Conditional	I	bnew
0010	Logic	R	snl
0011	Control Conditional	I	bear
0100	Logic	I	addiandi
0101	Logic	I	addi
0110	Logic	I	oni
0111	Anithmetic	R	Sub
1000	Memory	I	NW
1001	Control - un conditional:	J	Í
1010	Logic	R	2000
1011	Logic	R	٥٦
1100	Arithmetic	T	subi
2202	Logic	P	SU
1110	Logic	R	and
1111	Anithmetic	R	add









How to write and execute a program in this machine:

At first, we we a C++ program which takes the given assemble code as an input tile, generate an output tile which contain 16 bit hexadecimal code for each instruction Then, we load those hexadecimal codes in our another program, then run thin program and burn our Instruction Memory which in a Atmega 32 chip. Then we active PC (a D-Flip Flop) at the falling edge of a clack signal. The output of PC goes to Immornation Memory and fetch is bit ade from the specific address. Then the destapath goes through Register, Control Unit, ALV, Data Memory and execute the instruction. So, only one instruction executer at every clock. After every clock, PC adds 1 to its previous address. However, we see the output of different components in our hand made circuit which builds with LED light, breadboard and jumper wires. Thus, thin MIPS executer Intraction in this way.

I count as a chart

Gate	Count
At Mega 32 A	5
ic 79157	9
ic 74 83	9
ic 74273	1

Simulator! Logissim Version 2.7.1

Dincussion:

While implementing the circuit, we had to change our derign reversal times. Some designs requires a lot of Its. To optimize number of I'm in our design, we had to discard there. Sometimes, our wine connection were Looned, we did wrong connection at Atmega32, we forgot to connect the strobe of \$4-bit MUX with ground, sometimes, we forgot to connect stall ground pin with goo common ground bur. So, for our mintike, we needed to invest more extra time to solve problems. Besides, we invented enough of our time in cross-checking corner cases for each nample test care cantiously. Considering all these aspects, we finally implemented the most optimized design we could hind.