

United International University Department of CSE CSE 313: Computer Architecture Final Examination Spring 2023

Time: 2 Hours

Full Marks: 40

[N.B.: Answer all the questions. Assume any data if it is not mentioned explicitly.]

1.	a) You have to modify the block diagram for the single-cycle data path so that it can execute the following instruction 'X'. Also, write the control unit values for this instruction.						[5]
	X (\$s0), \$s1, \$s2 This instruction adds the values of \$s1 and \$s2 and saves the result in the memory address specified by the value of \$s0. For example, if the value of \$s0 is 1000, then the sum of the values \$s1 and \$s2 will be saved in the memory address 1000. The machine code format for the instruction is given below, where rs, rt, and rd will contain the index numbers of \$s1, \$s2, and \$s0 registers, respectively.						
	Opcode	rs	rt	rd	shamt	func	
	31-26	25-21	20-16	15-11	10-6	5-0	
	b) You have can execute this instruct	to modify the l the following i on.	nstruction 'Y'.	Also, write t	e-cycle data he control u	path so that it nit values for	[5]
	can execute this instruct This instruct specified by same as in q register.	the following i on. ion loads the p the value of \$s uestion 1(a), w	nstruction 'Y'. Y (standard count 1. The maching there rs will co	Also, write t \$\$1) er (PC) with ne code form ontain the ind	he control u the memory at for the in dex number	nit values for address struction is the of the \$s1	
2.	can execute this instruct This instruct specified by same as in q register.	the following ion. ion loads the pathe value of \$suestion 1(a), worocessor that	nstruction 'Y'. Y (standard count 1. The maching there rs will co	Also, write t \$\$1) er (PC) with ne code form ontain the ind	he control u the memory at for the in dex number	nit values for address struction is the of the \$s1	
2.	can execute this instruct This instruct specified by same as in q register.	the following ion. ion loads the pathe value of \$suestion 1(a), worocessor that	nstruction 'Y'. Y (standard count 1. The maching there rs will co	Also, write t \$\$1) er (PC) with ne code form ontain the ind	he control u the memory at for the in dex number	nit values for address struction is the of the \$s1	



	Also consider the	following instruction snippet:		
		add \$s7, \$s1, \$s2 lw \$t4, 20(\$s7) sub \$t0, \$s0, \$t4 sw \$t7, 20(\$s7) add \$t1, \$t7, \$t3 and \$s3,\$s4,\$zero following questions:		
Ĭ.	a) Determine the	number of stalls for data-h	nazard for the "lw" (load word)	[3]
	b) A software eng for a given code s A's claim? Please	ineer, Mr. A, believes that the	total number of cycles required g 9 cycles. Do you agree with Mr.	[5]
	using the code sch	heduling method. Is it possible ation for your answer, including	stalls in the given code snippet by e to remove all the stalls? Please ing a timing diagram to illustrate	[1+4]
P	d) If we have only	one stage Memory in place of	of Memory Read and Memory	[2]
	impact your answ	tal number of pipeline stages er in question no. 2 (c)?	will be five. Will it have any	
	impact your answ	tal number of pipeline stages	will be five. Will it have any	
	impact your answ	tal number of pipeline stages er in question no. 2 (c)?	will be five. Will it have any	
	The address field	tal number of pipeline stages er in question no. 2 (c)? of a direct-mapped cache is p	will be five. Will it have any given below	
	The address field of Tag 63-50	tal number of pipeline stages er in question no. 2 (c)? of a direct-mapped cache is a Offset	given below Index 31-0	[2]
	The address field of Tag 63-50	tal number of pipeline stages er in question no. 2 (c)? of a direct-mapped cache is a Offset 49-32 umber of blocks and bytes/	given below Index 31-0	[2]
	The address field of Tag 63-50 (a) Calculate the n (b) Calculate the according to the acc	tal number of pipeline stages er in question no. 2 (c)? of a direct-mapped cache is a Offset 49-32 umber of blocks and bytes/ ctual size of the cache.	will be five. Will it have any given below Index 31-0 blocks. blocks size having 4 words (1 word = ytes are addressed sequentially.	[2]
	The address field of Tag 63-50 (a) Calculate the note that the address field of the consider a cache note that the address field of the consider a cache note that the consideration is the consideration of the con	atal number of pipeline stages er in question no. 2 (c)? of a direct-mapped cache is a Offset 49-32 umber of blocks and bytes/ ctual size of the cache. nemory of size 4KB and blocks are also at a contract and block	will be five. Will it have any given below Index 31-0 blocks. blocks size having 4 words (1 word = ytes are addressed sequentially. 098, 15. bords, find out the miss rate for miss rate.	[2]