parking_meter Project Status (03/14/2021 - 15:46:45)						
Project File:	parking_meter.xise	Parser I	Errors:		No Errors	
Module Name:	parking_meter	Implementation State:			Programming File Generated	
Target Device:	xc6slx16-3csg324	• Errors:			No Errors	
Product Version:	ISE 14.7	• Warnings:			No Warnings	
Design Goal:	Balanced	• Routing Results:			All Signals Completely Routed	
Design Strategy:	Xilinx Default (unlocked)	• Timing Constraints:			All Constraints Met	
Environment:	System Settings	• Final Timing Score:			0 (Timing Report)	
Clies Lania IIII	Device Utilization		-	114:11	. 4. !	[-]
Slice Logic Utiliza		Used 102	Available 18,224	UTIIIZ		NOTE(S)
	Number of Slice Registers				1%	
	Number used as Flip Flops Number used as Latches					
Number used as	0					
Number used as	0					
Number of Slice LU	1,317	9,112		14%		
Number used as logic		1,310	9,112		14%	
Number using	1,175	3,111		1170		
Number using	62					
Number using	73					
Number used		0				
Number used as	Memory	0	2,176		0%	
Number used exc	7					
Number with s	0					
Number with s	7					
Number with o	0					
Number of occupied	441	2,278		19%		
Number of MUXCYs used		324	4,556		7%	
Number of LUT Flip Flop pairs used		1,325				
Number with an unused Flip Flop		1,232	1,325		92%	
Number with an unused LUT		8	1,325		1%	
Number of fully ι	85	1,325		6%		
Number of uniqu	9					
Number of slice i to control set i	34	18,224		1%		
Number of bonded	<u>IOBs</u>	35	232		15%	
Number of RAMB16	BWERs	0	32		0%	
Number of RAMB8B	0	64		0%		
Number of BUFIO2/	0	32		0%		

Number of BUFIO2FB/BUFIO2FB_2CLKs			0		32	0%	
Number of BUFG/BUFGMUXs			1		16	6%	1
Number used as BUFGs							
Number used as BUF	GMUX		0				
Number of DCM/DCM_C	CLKGENs		0		4	0%	1
Number of ILOGIC2/ISE	RDES2s		0		248	0%	
Number of IODELAY2/IO	DDRP2/IC	DRP2_MCBs	0		248	0%	
Number of OLOGIC2/05	SERDES2	S	0		248	0%	
Number of BSCANs			0		4	0%	
Number of BUFHs			0		128	0%	
Number of BUFPLLs			0		8	0%)
Number of BUFPLL_MC	Bs		0		4	0%	
Number of DSP48A1s			0		32	0%)
Number of ICAPs			0		1	0%	
Number of MCBs	Number of MCBs				2	0%)
Number of PCILOGICSE	S		0		2	0%)
Number of PLL_ADVs	per of PLL_ADVs				2	0%)
Number of PMVs			0		1	0%	
Number of STARTUPs					1	0%)
Number of SUSPEND_SYNCs			0		1	0%	
Average Fanout of Non-Clock Nets							
					·		
Performance Summary [-]							
Final Timing Score:	0 (Set	0 (Setup: 0, Hold: 0)			Pinout	Pinout Report	
Routing Results:	All Sig	nals Complet	ely Route	<u>ed</u>	Clock Data:		Clock Report
Timing Constraints:	All Co	nstraints Met					
						'	
		Detailed Rep	orts				[-]
Report Name		Generated			Errors	Warning	s Infos
Synthesis Report	Current	Sun Mar 14 1 2021	5:45:33		0	0	8 Infos (3 new)
Translation Report	Current	Sun Mar 14 1 2021	5:45:42		0	0	0
Map Report	Current	Sun Mar 14 1 2021	5:46:03		0	0	6 Infos (0 new)
Place and Route Report	Current	Sun Mar 14 1 2021	5:46:13		0	0	3 Infos (0 new)
Power Report							
Post-PAR Static Timing Report	Current	Sun Mar 14 1 2021	5:46:18		0	0	4 Infos (0 new)
Bitgen Report	Current	Sun Mar 14 1 2021	5:46:41		0	0	0

Report Name	Status	Generated
ISIM Simulator Log	Out of Date	Sun Mar 14 15:44:59 2021
WebTalk Report	Current	Sun Mar 14 15:46:41 2021
WebTalk Log File	Current	Sun Mar 14 15:46:45 2021
Date (Generated: 03/14/2021	- 15:46:45