vending_machine Project Status (01/23/2021 - 06:32:15)								
Project File:	vending_machine.xise	Parser Errors:			No Errors			
Module Name:	vending_machine	Implementation State:			Programming File Generated			
Target Device:	xc6slx16-3csg324	• Errors:			No Errors			
<b>Product Version:</b>	ISE 14.7	• Warnings:			1 Warning (1 new)			
Design Goal:	Balanced	• Routing Results:			All Signals Completely Routed			
<b>Design Strategy:</b>	Xilinx Default (unlocked)				All Constraints Met			
Environment:	System Settings	Constraints: • Final Timing			0 (Timing Report)			
		Score:			I.			
Device Utilization Summary [-]								
Slice Logic Utiliza			<u>Available</u>	Utiliz		Note(s)		
Number of Slice Re	<u> </u>	112	18,224		1%			
Number used as	<u> </u>	112						
	Number used as Latches							
Number used as	0							
Number used as AND/OR logics			0.112		10/			
Number of Slice LUTs		173	9,112		1%			
Number used as logic  Number using O6 output only		173	9,112		1%			
Number using	156							
	17							
Number using O5 and O6  Number used as ROM		0						
Number used as ROM  Number used as Memory		0	2,176		0%			
Number of occupied Slices		59	2,278		2%			
Number of MUXCYs used		4	4,556		1%			
Number of LUT Flip Flop pairs used		184	.,					
-	Number with an unused Flip Flop		184		39%			
Number with an	Number with an unused LUT		184		5%			
Number of fully u	Number of fully used LUT-FF pairs		184		54%			
Number of unique control sets		7						
Number of slice register sites lost to control set restrictions		24	18,224		1%			
Number of bonded <u>IOBs</u>		17	232		7%			
Number of RAMB16	0	32		0%				
Number of RAMB8B	0	64		0%				
Number of BUFIO2/	0	32		0%				
Number of BUFIO2F	0	32		0%				
Number of BUFG/BI	1	16		6%				
Number used as	0							
Number used as BUFGMUX								

Number of DCM/DCM_CLKGENs			C		4	0'	%			
Number of ILOGIC2/	Number of ILOGIC2/ISERDES2s				)	248	0,	%		
Number of IODELAY2/IODRP2/IODRP2_MCBs				C		248	0,	%		
Number of OLOGIC2	2/OSER	DES2s		C		248	0,	%		
Number of BSCANs				C	1	4	0,	%		
Number of BUFHs				C		128	0,	%		
Number of BUFPLLs				C		8	0,	%		
Number of BUFPLL_	MCBs			C		4	0%			
Number of DSP48A	ls			C		32	0%			
Number of ICAPs				C		1	0%			
Number of MCBs				C	)	2	0%			
Number of PCILOGIC	CSEs			C	)	2	0%			
Number of PLL_ADV	's			C	)	2	0%			
Number of PMVs				C	)	1	0%			
Number of STARTUR	PS			C	)	1	0,	0%		
Number of SUSPENI	of SUSPEND_SYNCs					1	0,	%		
Average Fanout of N	lon-Clo	ck Net	S	5.17	,					
			'					'		
		Perf	ormance Sum	nmary	<i>'</i>					[-]
Final Timing Score: 0 (Setup: 0, Hold: 0)					Pinou	t Data:	Pino	ut Re	eport	
Routing Results: All Signals Completely			Rout	Routed Clock Data: Clock			ock Report			
Timing Constraints: All Constraints Met										
_										
		D	etailed Repo	rts						[-1
Report Name	Statu		erated		rrors	Warn	inas	Ir	ifos	
Synthesis Report		nt Sat J	an 23 06:13:56				arning (1 new) 1 Info		(1_	
Translation Deport	2021			3 0		0		new)		
<u>Translation Report</u>	Current Sat Jan 23 06:3 2021			5 0		0		U	U	
Map Report	Current Sat Ja 2021		an 23 06:14:16 L	06:14:16 0		0			6 Infos (0 new)	
Place and Route Report	Current Sat Ja 2021		an 23 06:14:24 0			0			3 Infos (0 new)	
Power Report										
Post-PAR Static Timing Report	Current Sat J 2023		lan 23 06:14:28 1			0			4 Infos (0 new)	
Bitgen Report	Current Sat Jan 2021			4 0		0		0	0	
		Se	condary Rep	orts						[-1
Report Name	Report Name Status			Generated						
ISIM Simulator Log			Current	Sat Jan 23 06:34:52 2021						
WebTalk Report			Current		Sat Jan 23 06:32:15 2021					

WebTalk Log File	Current	Sat Jan 23 06:32:15 2021				
<b>Date Generated:</b> 01/23/2021 - 06:35:03						