parking_meter Project Status (03/13/2021 - 11:29:06)							
Project File:	parking_meter.xise	Parser Errors:			No Errors		
Module Name:	parking_meter	Implementation State:		Programming File Generated			
<b>Target Device:</b>	xc6slx16-3csg324	• Errors:			No Errors		
<b>Product Version:</b>	ISE 14.7	• Warnings:			No Warnings		
Design Goal:	Balanced	• Routing Results:			All Signals		
					Completely Routed		
Design Strategy:	Xilinx Default (unlocked)	<ul><li>Timing Constraints:</li></ul>			All Constraints Met		
<b>Environment:</b>	System Settings	• Final Timing			0 (Timing Report)		
		Score:					
	<b>Device Utilization</b>	Summa	ıry			[-]	
Slice Logic Utiliza	ntion	Used Available Utilization Note(s)					
Number of Slice Re	gisters	96	18,224		1%		
Number used as	Flip Flops	96					
Number used as	Latches	0					
Number used as	Latch-thrus	0					
Number used as	0						
Number of Slice LUTs		1,140	9,112		12%		
Number used as logic		1,132	9,112		12%		
Number using O6 output only		980					
Number using	Number using O5 output only						
Number using	Number using O5 and O6						
Number used	Number used as ROM						
Number used as	Memory	0	2,176		0%		
Number used exclusively as route-thrus		8					
Number with same-slice register load		1					
Number with same-slice carry load		7					
Number with o		0					
Number of occupied Slices		397	2,278		17%		
Number of MUXCYs used		324 1,156	4,556		7%		
•	Number of LUT Flip Flop pairs used						
Number with an unused Flip Flop		1,070	1,156		92%		
Number with an unused LUT		16 70	1,156		1%		
	Number of fully used LUT-FF pairs		1,156		6%		
· ·	Number of unique control sets						
	Number of slice register sites lost to control set restrictions		18,224		1%		
Number of bonded	Number of bonded <u>IOBs</u>		232		15%		
Number of RAMB16	Number of RAMB16BWERs		32		0%		
Number of RAMB8BWERs			64		0%		
Number of BUFIO2/BUFIO2_2CLKs		0	32		0%		

Number of BUFIO2FB/BUFIO2FB_2CLKs			(	)	32	0%	6
Number of BUFG/BUFGMUXs			1	L	16	6%	6
Number used as BUFGs				L			
Number used as BUF	GMUX		C	)			
Number of DCM/DCM_CLKGENs				)	4	0%	6
Number of ILOGIC2/ISERDES2s				)	248	0%	6
Number of IODELAY2/IODRP2/IODRP2_MCBs				)	248	0%	
Number of OLOGIC2/OSERDES2s				)	248	0%	
Number of BSCANs				)	4	0%	
Number of BUFHs				)	128	0%	
Number of BUFPLLs			C	)	8	0%	
Number of BUFPLL_MCBs				)	4	0%	
Number of DSP48A1s			C	)	32	0%	6
Number of ICAPs			C	)	1	0%	6
Number of MCBs			C	)	2	0%	6
Number of PCILOGICSEs			C	)	2	0%	
Number of PLL_ADVs			C	)	2	0%	
Number of PMVs			C	)	1	0%	6
Number of STARTUPs			C	)	1	0%	6
Number of SUSPEND_SYNCs				)	1	0%	
Average Fanout of Non-	Clock Ne	ets	4.70	)			
	Per	formance Su	ımmarı	y			[-]
Final Timing Score:	0 (Seti	up: 0, Hold: 0)	)		Pinout	: Data:	Pinout Report
Routing Results:	All Sig	All Signals Completely		ed	d Clock Data:		Clock Report
<b>Timing Constraints:</b>	All Cor	All Constraints Met					
Detailed Reports [-]							
Report Name	Status	Generated			Errors	Warning	
Synthesis Report	Current	Sat Mar 13 1	1:22:16	2021	0	0	8 Infos (0 new)
<u>Translation Report</u>	Current	Sat Mar 13 1	1:28:23	2021	0	0	0
Map Report	Current	Sat Mar 13 1	1:28:40	2021	0	0	6 Infos (6
							new)
Place and Route Report	Current	Sat Mar 13 1	1:28:50	2021	0	0	3 Infos (3 new)
Power Report							
Post-PAR Static Timing Report	Current	Sat Mar 13 1	1:28:55	2021	0	0	4 Infos (4 new)
Bitgen Report	Current	Sat Mar 13 1	1:29:05	2021	0	0	0

Report Name	Status	Generated
ISIM Simulator Log	Current	Sat Mar 13 11:29:45 2021
WebTalk Report	Current	Sat Mar 13 11:29:06 2021
WebTalk Log File	Current	Sat Mar 13 11:29:06 2021
	'	

**Date Generated:** 03/13/2021 - 11:29:57