

parking_meter Project Status (03/13/2021 - 11:29:06)			
<b>Project File:</b>	parking_meter.xise	<b>Parser Errors:</b>	No Errors
<b>Module Name:</b>	parking_meter	<b>Implementation State:</b>	Programming File Generated
<b>Target Device:</b>	xc6slx16-3csg324	<b>• Errors:</b>	No Errors
<b>Product Version:</b>	ISE 14.7	<b>• Warnings:</b>	No Warnings
<b>Design Goal:</b>	Balanced	<b>• Routing Results:</b>	<a href="#">All Signals Completely Routed</a>
<b>Design Strategy:</b>	<a href="#">Xilinx Default (unlocked)</a>	<b>• Timing Constraints:</b>	<a href="#">All Constraints Met</a>
<b>Environment:</b>	<a href="#">System Settings</a>	<b>• Final Timing Score:</b>	0 ( <a href="#">Timing Report</a> )

Device Utilization Summary <span>[+]</span>				
Slice Logic Utilization	Used	Available	Utilization	Note(s)
Number of Slice Registers	96	18,224	1%	
Number used as Flip Flops	96			
Number used as Latches	0			
Number used as Latch-thrus	0			
Number used as AND/OR logics	0			
Number of Slice LUTs	1,140	9,112	12%	
Number used as logic	1,132	9,112	12%	
Number using O6 output only	980			
Number using O5 output only	61			
Number using O5 and O6	91			
Number used as ROM	0			
Number used as Memory	0	2,176	0%	
Number used exclusively as route-thrus	8			
Number with same-slice register load	1			
Number with same-slice carry load	7			
Number with other load	0			
Number of occupied Slices	397	2,278	17%	
Number of MUXCYs used	324	4,556	7%	
Number of LUT Flip Flop pairs used	1,156			
Number with an unused Flip Flop	1,070	1,156	92%	
Number with an unused LUT	16	1,156	1%	
Number of fully used LUT-FF pairs	70	1,156	6%	
Number of unique control sets	8			
Number of slice register sites lost to control set restrictions	24	18,224	1%	
Number of bonded <a href="#">IOBs</a>	35	232	15%	
Number of RAMB16BWERs	0	32	0%	
Number of RAMB8BWERs	0	64	0%	
Number of BUFIO2/BUFIO2_2CLKs	0	32	0%	

Number of BUFIO2FB/BUFIO2FB_2CLKs	0	32	0%	
Number of BUFG/BUFGMUXs	1	16	6%	
Number used as BUFGs	1			
Number used as BUFGMUX	0			
Number of DCM/DCM_CLKGENs	0	4	0%	
Number of ILOGIC2/ISERDES2s	0	248	0%	
Number of IODELAY2/IODRP2/IODRP2_MCBs	0	248	0%	
Number of OLOGIC2/OSERDES2s	0	248	0%	
Number of BSCANs	0	4	0%	
Number of BUFHs	0	128	0%	
Number of BUFPLLs	0	8	0%	
Number of BUFPLL_MCBs	0	4	0%	
Number of DSP48A1s	0	32	0%	
Number of ICAPs	0	1	0%	
Number of MCBs	0	2	0%	
Number of PCILOGICSEs	0	2	0%	
Number of PLL_ADVs	0	2	0%	
Number of PMVs	0	1	0%	
Number of STARTUPs	0	1	0%	
Number of SUSPEND_SYNCs	0	1	0%	
Average Fanout of Non-Clock Nets	4.70			

Performance Summary				<a href="#">[-]</a>
<b>Final Timing Score:</b>	0 (Setup: 0, Hold: 0)	<b>Pinout Data:</b>	<a href="#">Pinout Report</a>	
<b>Routing Results:</b>	<a href="#">All Signals Completely Routed</a>	<b>Clock Data:</b>	<a href="#">Clock Report</a>	
<b>Timing Constraints:</b>	<a href="#">All Constraints Met</a>			

Detailed Reports						<a href="#">[-]</a>
Report Name	Status	Generated	Errors	Warnings	Infos	
<a href="#">Synthesis Report</a>	Current	Sat Mar 13 11:22:16 2021	0	0	<a href="#">8 Infos (0 new)</a>	
<a href="#">Translation Report</a>	Current	Sat Mar 13 11:28:23 2021	0	0	0	
<a href="#">Map Report</a>	Current	Sat Mar 13 11:28:40 2021	0	0	<a href="#">6 Infos (6 new)</a>	
<a href="#">Place and Route Report</a>	Current	Sat Mar 13 11:28:50 2021	0	0	<a href="#">3 Infos (3 new)</a>	
Power Report						
<a href="#">Post-PAR Static Timing Report</a>	Current	Sat Mar 13 11:28:55 2021	0	0	<a href="#">4 Infos (4 new)</a>	
<a href="#">Bitgen Report</a>	Current	Sat Mar 13 11:29:05 2021	0	0	0	

Secondary Reports	<a href="#">[-]</a>
-------------------	---------------------

Report Name	Status	Generated
<a href="#">ISIM Simulator Log</a>	Current	Sat Mar 13 11:29:45 2021
<a href="#">WebTalk Report</a>	Current	Sat Mar 13 11:29:06 2021
<a href="#">WebTalk Log File</a>	Current	Sat Mar 13 11:29:06 2021

**Date Generated:** 03/13/2021 - 11:29:57