```
TUPLE: node < identity-tuple;
TUPLE: #introduce < node out-d;
TUPLE: #call < node word in-d out-d body method class info ;
TUPLE: #call-recursive < node label in-d out-d info;
TUPLE: #push < node literal out-d;
TUPLE: #renaming < node;
TUPLE: #shuffle < #renaming mapping in-d out-d in-r out-r;
TUPLE: #terminate < node in-d in-r;
TUPLE: #branch < node in-d children live-branches;
TUPLE: #if < #branch;
TUPLE: #dispatch < #branch;
TUPLE: #phi < node phi-in-d phi-info-d out-d terminated;
TUPLE: #declare < node declaration ;
TUPLE: #return < node in-d info;
TUPLE: #recursive < node in-d word label loop? child;
TUPLE: #enter-recursive < node in-d out-d label info;
TUPLE: #return-recursive < #renaming in-d out-d label info ;
TUPLE: #copy < #renaming in-d out-d;
TUPLE: #alien-node < node params;
TUPLE: #alien-invoke < #alien-node in-d out-d;
TUPLE: #alien-indirect < #alien-node in-d out-d;
TUPLE: #alien-assembly < #alien-node in-d out-d;
TUPLE: #alien-callback < node params child;
```

Listing 1: High-level IR nodes

- Loading constants: ##load-integer, ##load-reference
- Optimized loading of constants, inserted by representation selection: ##load-tagged, ##load-float, ##load-double, ##load-vector
- Stack operations: ##peek, ##replace, ##replace-imm, ##inc-d, ##inc-r
- Subroutine calls: ##call, ##jump, ##prologue, ##epilogue, ##return
- Inhibiting tail-call optimization (TCO): ##no-tco
- Jump tables: ##dispatch
- Slot access: ##slot, ##slot-imm, ##set-slot, ##set-slot-imm
- Register transfers: ##copy, ##tagged>integer
- Integer arithmetic: ##add, ##add-imm, ##sub, ##sub-imm, ##mul, ##mul-imm, ##and, ##and-imm, ##or, ##or-imm, ##xor, ##xor-imm, ##shl, ##shl-imm, ##shr, ##shr-imm, ##sar, ##sar-imm, ##min, ##max, ##not, ##neg, ##log2, ##bit-count

- Float arithmetic: ##add-float, ##sub-float, ##mul-float, ##div-float, ##min-float, ##max-float, ##sqrt
- Single/double float conversion: ##single>double-float, ##double>single-float
- Float/integer conversion: ##float>integer, ##integer>float
- SIMD operations: ##zero-vector, ##fill-vector, ##gather-vector-2,
  ##gather-int-vector-2, ##gather-vector-4, ##gather-int-vector-4,
  ##select-vector, ##shuffle-vector, ##shuffle-vector-halves-imm,
  ##shuffle-vector-imm, ##tail>head-vector, ##merge-vector-head,
  ##merge-vector-tail, ##float-pack-vector, ##signed-pack-vector,
  ##unsigned-pack-vector, ##unpack-vector-head, ##unpack-vector-tail,
  ##integer>float-vector, ##float>integer-vector, ##compare-vector, ##test-vector,
  ##sub-vector-branch, ##add-vector, ##saturated-add-vector, ##add-sub-vector,
  ##sub-vector, ##saturated-sub-vector, ##mul-vector, ##mul-high-vector,
  ##mul-horizontal-add-vector, ##saturated-mul-vector, ##div-vector, ##min-vector,
  ##max-vector, ##avg-vector, ##dot-vector, ##sad-vector, ##horizontal-add-vector,
  ##horizontal-shr-vector, ##horizontal-shl-vector-imm,
  ##horizontal-shr-vector-imm, ##abs-vector, ##sqrt-vector, ##and-vector,
  ##andn-vector, ##or-vector, ##xor-vector, ##not-vector, ##shl-vector-imm,
  ##shr-vector-imm, ##shl-vector, ##shr-vector
- Scalar/vector conversion: ##scalar>integer, ##integer>scalar, ##vector>scalar, ##scalar>vector
- Boxing and unboxing aliens: ##box-alien, ##box-displaced-alien, ##unbox-any-c-ptr, ##unbox-alien
- Zero-extending and sign-extending integers: ##convert-integer
- Raw memory access: ##load-memory, ##load-memory-imm, ##store-memory, ##store-memory-imm
- Memory allocation: ##allot, ##write-barrier, ##write-barrier-imm, ##alien-global, ##vm-field, ##set-vm-field
- The Foreign Function Interface (FFI): ##unbox, ##unbox-long-long, ##local-allot, ##box, ##box-long-long, ##alien-invoke, ##alien-indirect, ##alien-assembly, ##callback-inputs, ##callback-outputs
- Control flow: ##phi, ##branch
- Tagged conditionals: ##compare-branch, ##compare-imm-branch, ##compare, ##compare-imm
- Integer conditionals: ##compare-integer-branch, ##compare-integer-imm-branch, ##test-branch, ##test-imm-branch, ##compare-integer, ##compare-integer-imm, ##test, ##test-imm

- Float conditionals: ##compare-float-ordered-branch, ##compare-float-unordered-branch, ##compare-float-ordered, ##compare-float-unordered
- Overflowing arithmetic: ##fixnum-add, ##fixnum-sub, ##fixnum-mul, ##save-context
- Garbage collector (GC) checks: ##check-nursery-branch, ##call-gc
- Spills and reloads, inserted by the register allocator: ##spill, ##reload

The optimizing compiler is structured as a series of passes operating on two intermediate representations (IRs), referred to as high-level IR and low-level IR. High-level IR represents control ow in a similar manner to a block-structured pro- gramming language. Low-level IR represents control ow with a control ow graph of basic blocks. Both intermediate forms make use of single static assignment (SSA) form to improve the accuracy and efciency of analysis [12].

High-level IR is constructed by the stack effect checker. Macro expansion and quotation inlining is performed by the stack checker online while high-level IR is being con-structed. The front end does not deal with local variables, as these have already been eliminated.

When static type information is available, Factors compiler can eliminate runtime method dispatch and allocation of in- termediate objects, generating code specialized to the under-lying data structures. This resembles previous work in soft typing [10]. Factor provides several mechanisms to facilitate static type propagation:

- Functions can be annotated as inline, causing the compiler to replace calls to the function with the function body.
- Functions can be hinted, causing the compiler to gener- ate multiple specialized versions of the function, each assuming different input types, with dispatch at the en- try point to choose the best-tting specialization for the given inputs.
- Methods on generic functions propagate the type infor- mation for their dispatched-on inputs.
- Functions can be declared with static input and output types using the typed library.

The three major optimizations performed on high-level IR are sparse conditional constant propagation (SCCP [45]), escape analysis with scalar replacement, and overow check elimination using modular arithmetic properties. The major features of our SCCP implementation are an extended value lattice, rewrite rules, and ow sensitivity. Our SCCP implementation augments the standard single- level constant lattice with information about object types, numeric intervals, array lengths and tuple slot types. Type transfer functions are permitted to replace nodes in the IR with inline expansions. Type functions are dened on many of the core language words. SCCP is used to statically dispatch generic word calls by inlining a specic method body at the call site. This inlining generates new type information and new opportunities for constant folding, simplication and further inlining. In par- ticular, generic arithmetic operations which require dynamic dispatch in the general case can be lowered to simpler operations as type information is discovered. Overow checks can be removed from integer operations using numeric interval information. The analysis

can represent ow-sensitive type information. Additionally, calls to closures which combinator inlining cannot eliminate are eliminated when enough in-formation is available [16]. An escape analysis pass is used to discover object allocations which are not stored on the heap or returned from the current function. Scalar replacement is performed on such allocations, converting tuple slots into SSA values. The modular arithmetic optimization pass identies in-teger expressions in which the nal result is taken to be modulo a power of two and removes unnecessary overow checks from any intermediate addition and multiplication operations. This novel optimization is global and can operate over loops.

Low-level IR is built from high-level IR by analyzing control ow and making stack reads and writes explicit. During this construction phase and a subsequent branch splitting phase, the SSA structure of high-level IR is lost. SSA form is recon-structed using the SSA construction algorithm described in [8], with the minor variation that we construct pruned SSA form rather than semi-pruned SSA, by rst computing live- ness. To avoid computing iterated dominance frontiers, we use the TDMSC algorithm from [13]. The main optimizations performed on low-level IR are local dead store and redundant load elimination, local value numbering, global copy propagation, representation selection, and instruction scheduling. The local value numbering pass eliminates common sub- expressions and folds expressions with constant operands [9]. Following value numbering and copy propagation, a representation selection pass decides when to unbox oating point and SIMD values. A form of instruction scheduling intended to reduce register pressure is performed on low-level IR as the last step before leaving SSA form [39]. We use the second-chance binpacking variation of the lin- ear scan register allocation algorithm [43, 47]. Our variant does not take nodes into account, so SSA form is destructed rst by eliminating nodes while simultaneously performing copy coalescing, using the method described in [6].