

DRV883x Low-Voltage H-Bridge Driver

1 Features

- H-Bridge Motor Driver
 - Drives a DC Motor or Other Loads
 - Low MOSFET On-Resistance: HS + LS 280 mΩ
- 1.8-A Maximum Drive Current
- Separate Motor and Logic Supply Pins:
 - Motor VM: 0 to 11 V
 - Logic VCC: 1.8 to 7 V
- PWM or PH-EN Interface
 - DRV8837: PWM, IN1 and IN2
 - DRV8838: PH and EN
- Low-Power Sleep Mode With 120-nA Maximum Sleep Current
 - nSLEEP pin
- Small Package and Footprint
 - 8-Pin WSON With Thermal Pad
 - 2.0 × 2.0 mm
- Protection Features
 - VCC Undervoltage Lockout (UVLO)
 - Overcurrent Protection (OCP)
 - Thermal Shutdown (TSD)

2 Applications

- Cameras
- DSLR Lenses
- Consumer Products
- Toys
- Robotics
- Medical Devices

3 Description

The DRV883x family of devices provides an integrated motor driver solution for cameras, consumer products, toys, and other low-voltage or battery-powered motion control applications. The device can drive one dc motor or other devices like solenoids. The output driver block consists of N-channel power MOSFETs configured as an H-bridge to drive the motor winding. An internal charge pump generates needed gate drive voltages.

The DRV883x family of devices can supply up to 1.8 A of output current. It operates on a motor power supply voltage from 0 to 11 V, and a device power supply voltage of 1.8 V to 7 V.

The DRV8837 device has a PWM (IN1-IN2) input interface; the DRV8838 device has a PH-EN input interface. Both interfaces are compatible with industry-standard devices.

Internal shutdown functions are provided for overcurrent protection, short-circuit protection, undervoltage lockout, and overtemperature.

Device Information⁽¹⁾

| PART NUMBER | PACKAGE | BODY SIZE (NOM) |
|-------------|----------|-------------------|
| DRV8837 | WSON (8) | 2.00 mm × 2.00 mm |
| DRV8838 | | |

(1) For all available packages, see the orderable addendum at the end of the data sheet.

DRV883x Simplified Diagram




Table of Contents

| | | | |
|--|----------|--|-----------|
| 1 Features | 1 | 8 Application and Implementation | 13 |
| 2 Applications | 1 | 8.1 Application Information | 13 |
| 3 Description | 1 | 8.2 Typical Application | 13 |
| 4 Revision History | 2 | 9 Power Supply Recommendations | 15 |
| 5 Pin Configuration and Functions | 4 | 9.1 Bulk Capacitance | 15 |
| 6 Specifications | 5 | 10 Layout | 16 |
| 6.1 Absolute Maximum Ratings | 5 | 10.1 Layout Guidelines | 16 |
| 6.2 ESD Ratings | 5 | 10.2 Layout Example | 16 |
| 6.3 Recommended Operating Conditions | 5 | 10.3 Power Dissipation | 16 |
| 6.4 Thermal Information | 5 | 11 Device and Documentation Support | 17 |
| 6.5 Electrical Characteristics | 6 | 11.1 Documentation Support | 17 |
| 6.6 Timing Requirements | 7 | 11.2 Related Links | 17 |
| 6.7 Typical Characteristics | 8 | 11.3 Receiving Notification of Documentation Updates | 17 |
| 7 Detailed Description | 9 | 11.4 Community Resources | 17 |
| 7.1 Overview | 9 | 11.5 Trademarks | 17 |
| 7.2 Functional Block Diagram | 9 | 11.6 Electrostatic Discharge Caution | 17 |
| 7.3 Feature Description | 11 | 11.7 Glossary | 17 |
| 7.4 Device Functional Modes | 12 | 12 Mechanical, Packaging, and Orderable Information | 18 |

4 Revision History



NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

| | |
|--|-------------|
| Changes from Revision D (December 2015) to Revision E | Page |
| • Changed the threshold type to the input logic voltage parameters in the <i>Electrical Characteristics</i> table | 6 |
| • Changed the units for the input logic hysteresis parameter from mV to V in the <i>Electrical Characteristics</i> table | 6 |
| • Added the <i>Receiving Notification of Documentation Updates</i> section | 17 |
| Changes from Revision C (February 2014) to Revision D | Page |
| • Clarified the input interface for each device in the <i>Description</i> section | 1 |
| • Added CDM and HBM ESD ratings to the <i>ESD Ratings</i> table | 5 |
| Changes from Revision B (December 2013) to Revision C | Page |
| • Added the DRV8838 device information, specifications, and timing diagrams | 1 |
| • Added Device Information table | 1 |
| • Added a PWM interface diagram | 1 |
| • Added more information to the Detailed Description and moved information from the Functional Description | 9 |
| • Added functional block diagram for DRV8838 | 10 |
| • Added the <i>Application and Implementation</i> section | 13 |
| • Added <i>Power Supply Recommendations</i> , <i>Layout</i> , <i>Device and Documentation Support</i> , and <i>Mechanical, Packaging, and Orderable Information</i> sections | 15 |

Changes from Revision A (August 2012) to Revision B
Page

| | |
|---|--------------------|
| • Changed Features section | 1 |
| • Changed Recommended Operating Conditions | 5 |
| • Changed Electrical Characteristics section | 6 |
| • Changed Timing Requirements section | 7 |
| • Changed Power Supplies and Input Pins section | 11 |

5 Pin Configuration and Functions



Pin Functions

| PIN | | | I/O | DESCRIPTION |
|------------------|---------|---------|-----|--|
| NAME | NO. | | | |
| | DRV8837 | DRV8838 | | |
| POWER AND GROUND | | | | |
| GND | 4 | 4 | — | Device ground This pin must be connected to ground. |
| VCC | 8 | 8 | I | Logic power supply Bypass this pin to the GND pin with a 0.1-μF ceramic capacitor rated for VCC. |
| VM | 1 | 1 | I | Motor power supply Bypass this pin to the GND pin with a 0.1-μF ceramic capacitor rated for VM. |
| CONTROL | | | | |
| EN | — | 5 | I | ENABLE input |
| IN1 | 6 | — | I | IN1 input See the Detailed Description section for more information. |
| IN2 | 5 | — | I | IN2 input See the Detailed Description section for more information. |
| PH | — | 6 | I | PHASE input See the Detailed Description section for more information. |
| nSLEEP | 7 | 7 | I | Sleep mode input When this pin is in logic low, the device enters low-power sleep mode. The device operates normally when this pin is logic high. Internal pulldown |
| OUTPUT | | | | |
| OUT1 | 2 | 2 | O | Motor output |
| OUT2 | 3 | 3 | O | Connect these pins to the motor winding. |

6 Specifications

6.1 Absolute Maximum Ratings

over operating ambient temperature range (unless otherwise noted)⁽¹⁾⁽²⁾

| | | MIN | MAX | UNIT |
|--|--------------------------|--------------------|-----|------|
| Motor power-supply voltage | VM | −0.3 | 12 | V |
| Logic power-supply voltage | VCC | −0.3 | 7 | V |
| Control pin voltage | IN1, IN2, PH, EN, nSLEEP | −0.5 | 7 | V |
| Peak drive current | OUT1, OUT2 | Internally limited | | A |
| Operating virtual junction temperature, T _J | | −40 | 150 | °C |
| Storage temperature, T _{stg} | | −60 | 150 | °C |

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to network ground pin.

6.2 ESD Ratings

over operating ambient temperature range (unless otherwise noted)

| | | | VALUE | UNIT |
|--------------------|-------------------------|--|-------|------|
| V _(ESD) | Electrostatic discharge | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾ | ±3000 | V |
| | | Charged device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾ | ±1500 | |

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)⁽¹⁾

| | | MIN | MAX | UNIT |
|--------------------|----------------------------------|-----|-----|------|
| VM | Motor power supply voltage | 0 | 11 | V |
| VCC | Logic power supply voltage | 1.8 | 7 | V |
| I _{OUT} | Motor peak current | 0 | 1.8 | A |
| f _{PWM} | Externally applied PWM frequency | 0 | 250 | kHz |
| V _{LOGIC} | Logic level input voltage | 0 | 5.5 | V |
| T _A | Operating ambient temperature | −40 | 85 | °C |

- (1) Power dissipation and thermal limits must be observed.

6.4 Thermal Information

over operating free-air temperature range (unless otherwise noted)

| THERMAL METRIC ⁽¹⁾ | | DRV883x | UNIT |
|-------------------------------|--|------------|------|
| | | DSG (WSON) | |
| | | 8 PINS | |
| R _{θJA} | Junction-to-ambient thermal resistance | 60.9 | °C/W |
| R _{θJC(top)} | Junction-to-case (top) thermal resistance | 71.4 | °C/W |
| R _{θJB} | Junction-to-board thermal resistance | 32.2 | °C/W |
| ψ _{JT} | Junction-to-top characterization parameter | 1.6 | °C/W |
| ψ _{JB} | Junction-to-board characterization parameter | 32.8 | °C/W |
| R _{θJC(bot)} | Junction-to-case (bottom) thermal resistance | 9.8 | °C/W |

- (1) For more information about traditional and new thermal limits, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Electrical Characteristics

T_A = 25°C, over recommended operating conditions unless otherwise noted

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---|---|--|------------|------------|-----------|------|
| POWER SUPPLIES (VM, VCC) | | | | | | |
| VM | VM operating voltage | | 0 | | 11 | V |
| I _{VM} | VM operating supply current | VM = 5 V; VCC = 3 V; No PWM | | 40 | 100 | μA |
| | | VM = 5 V; VCC = 3 V; 50 kHz PWM | | 0.8 | 1.5 | mA |
| I _{VMQ} | VM sleep mode supply current | VM = 5 V; VCC = 3 V; nSLEEP = 0 | | 30 | 95 | nA |
| VCC | VCC operating voltage | | 1.8 | | 7 | V |
| I _{VCC} | VCC operating supply current | VM = 5 V; VCC = 3 V; No PWM | | 300 | 500 | μA |
| | | VM = 5 V; VCC = 3 V; 50 kHz PWM | | 0.7 | 1.5 | mA |
| I _{VCCQ} | VCC sleep mode supply current | VM = 5 V; VCC = 3 V; nSLEEP = 0 | | 5 | 25 | nA |
| CONTROL INPUTS (IN1 or PH, IN2 or EN, nSLEEP) | | | | | | |
| V _{IL} | Input logic-low voltage falling threshold | | 0.25 × VCC | 0.38 × VCC | | V |
| V _{IH} | Input logic-high voltage rising threshold | | | 0.46 × VCC | 0.5 × VCC | V |
| V _{HYS} | Input logic hysteresis | | | 0.08 × VCC | | V |
| I _{IL} | Input logic low current | V _{IN} = 0 V | −5 | | 5 | μA |
| I _{IH} | Input logic high current | V _{IN} = 3.3 V | | | 50 | μA |
| | | V _{IN} = 3.3 V, DRV8838 nSLEEP pin | | 60 | | μA |
| R _{PD} | Pulldown resistance | | | 100 | | kΩ |
| | | DRV8838 nSLEEP pin | | 55 | | kΩ |
| MOTOR DRIVER OUTPUTS (OUT1, OUT2) | | | | | | |
| r _{DS(on)} | HS + LS FET on-resistance | VM = 5 V; VCC = 3 V; I _O = 800 mA; T _J = 25°C | | 280 | 330 | mΩ |
| I _{OFF} | Off-state leakage current | V _{OUT} = 0 V | −200 | | 200 | nA |
| PROTECTION CIRCUITS | | | | | | |
| V _{UVLO} | VCC undervoltage lockout | VCC falling | | | 1.7 | V |
| | | VCC rising | | | 1.8 | |
| I _{OC} | Overcurrent protection trip level | | 1.9 | | 3.5 | A |
| t _{DEG} | Overcurrent deglitch time | | | 1 | | μs |
| t _{RETRY} | Overcurrent retry time | | | 1 | | ms |
| T _{TSD} | Thermal shutdown temperature | Die temperature T _J | 150 | 160 | 180 | °C |

6.6 Timing Requirements

 $T_A = 25^\circ\text{C}$, $V_M = 5\text{ V}$, $V_{CC} = 3\text{ V}$, $R_L = 20\ \Omega$

| NO. | | | MIN | MAX | UNIT |
|-----|-------------------|--|-----|-----|---------------|
| 1 | t_1 | Delay time, PHASE high to OUT1 low | | 160 | ns |
| 2 | t_2 | Delay time, PHASE high to OUT2 high | | 200 | ns |
| 3 | t_3 | Delay time, PHASE low to OUT1 high | | 200 | ns |
| 4 | t_4 | Delay time, PHASE low to OUT2 low | | 160 | ns |
| 5 | t_5 | Delay time, ENBL high to OUTx high | | 200 | ns |
| 6 | t_6 | Delay time, ENBL low to OUTx low | | 160 | ns |
| 7 | t_7 | Output enable time | | 300 | ns |
| 8 | t_8 | Output disable time | | 300 | ns |
| 9 | t_9 | Delay time, INx high to OUTx high | | 160 | ns |
| 10 | t_{10} | Delay time, INx low to OUTx low | | 160 | ns |
| 11 | t_{11} | Output rise time | 30 | 188 | ns |
| 12 | t_{12} | Output fall time | 30 | 188 | ns |
| | t_{wake} | Wake time, nSLEEP rising edge to part active | | 30 | μs |




Figure 1. Input and Output Timing for DRV8838




Figure 2. Input and Output Timing for DRV8837

6.7 Typical Characteristics




Figure 3. I_{VMQ} vs T_A




Figure 4. I_{VCCQ} vs T_A




Figure 5. I_{VM} vs T_A (50-kHz PWM)




Figure 6. I_{VCC} vs T_A (50-kHz PWM)




Figure 7. HS + LS $r_{DS(on)}$ vs T_A

7 Detailed Description

7.1 Overview

The DRV883x family of devices is an H-bridge driver that can drive one dc motor or other devices like solenoids. The outputs are controlled using either a PWM interface (IN1 and IN2) on the DRV8837 device or a PH-EN interface on the DRV8838 device.

A low-power sleep mode is included, which can be enabled using the nSLEEP pin.

These devices greatly reduce the component count of motor driver systems by integrating the necessary driver FETs and FET control circuitry into a single device. In addition, the DRV883x family of devices adds protection features beyond traditional discrete implementations: undervoltage lockout, overcurrent protection, and thermal shutdown.

7.2 Functional Block Diagram




Figure 8. DRV8837 Functional Block Diagram

Functional Block Diagram (continued)




Figure 9. DRV8838 Functional Block Diagram

7.3 Feature Description

7.3.1 Bridge Control

The DRV8837 device is controlled using a PWM input interface, also called an IN-IN interface. Each output is controlled by a corresponding input pin.

[Table 1](#) shows the logic for the DRV8837 device.

Table 1. DRV8837 Device Logic

| nSLEEP | IN1 | IN2 | OUT1 | OUT2 | FUNCTION (DC MOTOR) |
|--------|-----|-----|------|------|---------------------|
| 0 | X | X | Z | Z | Coast |
| 1 | 0 | 0 | Z | Z | Coast |
| 1 | 0 | 1 | L | H | Reverse |
| 1 | 1 | 0 | H | L | Forward |
| 1 | 1 | 1 | L | L | Brake |

The DRV8838 device is controlled using a PHASE/ENABLE interface. This interface uses one pin to control the H-bridge current direction, and one pin to enable or disable the H-bridge.

[Table 2](#) shows the logic for the DRV8838.

Table 2. DRV8838 Device Logic

| nSLEEP | PH | EN | OUT1 | OUT2 | FUNCTION (DC MOTOR) |
|--------|----|----|------|------|---------------------|
| 0 | X | X | Z | Z | Coast |
| 1 | X | 0 | L | L | Brake |
| 1 | 1 | 1 | L | H | Reverse |
| 1 | 0 | 1 | H | L | Forward |

7.3.2 Sleep Mode

If the nSLEEP pin is brought to a logic-low state, the DRV883x family of devices enters a low-power sleep mode. In this state, all unnecessary internal circuitry is powered down.

7.3.3 Power Supplies and Input Pins

The input pins can be driven within the recommended operating conditions with or without the VCC, VM, or both power supplies present. No leakage current path will exist to the supply. Each input pin has a weak pulldown resistor (approximately 100 kΩ) to ground.

The VCC and VM supplies can be applied and removed in any order. When the VCC supply is removed, the device enters a low-power state and draws very little current from the VM supply. The VCC and VM pins can be connected together if the supply voltage is between 1.8 and 7 V.

The VM voltage supply does not have any undervoltage-lockout protection (UVLO) so as long as $VCC > 1.8\text{ V}$; the internal device logic remains active, which means that the VM pin voltage can drop to 0 V. However, the load cannot be sufficiently driven at low VM voltages.

7.3.4 Protection Circuits

The DRV883x family of devices is fully protected against VCC undervoltage, overcurrent, and overtemperature events.

7.3.4.1 VCC Undervoltage Lockout

If at any time the voltage on the VCC pin falls below the undervoltage lockout threshold voltage, all FETs in the H-bridge are disabled. Operation resumes when the VCC pin voltage rises above the UVLO threshold.

7.3.4.2 Overcurrent Protection (OCP)

An analog current-limit circuit on each FET limits the current through the FET by removing the gate drive. If this analog current limit persists for longer than t_{DEG} , all FETs in the H-bridge are disabled. Operation resumes automatically after t_{RETRY} has elapsed. Overcurrent conditions are detected on both the high-side and low-side FETs. A short to the VM pin, GND, or from the OUT1 pin to the OUT2 pin results in an overcurrent condition.

7.3.4.3 Thermal Shutdown (TSD)

If the die temperature exceeds safe limits, all FETs in the H-bridge are disabled. After the die temperature falls to a safe level, operation automatically resumes.

Table 3. Fault Behavior

| FAULT | CONDITION | H-BRIDGE | RECOVERY |
|-------------------------|---------------------------------|----------|---------------------------|
| VCC undervoltage (UVLO) | $VCC < 1.7\text{ V}$ | Disabled | $VCC > 1.8\text{ V}$ |
| Overcurrent (OCP) | $I_{OUT} > 1.9\text{ A (MIN)}$ | Disabled | t_{RETRY} elapses |
| Thermal Shutdown (TSD) | $T_J > 150^\circ\text{C (MIN)}$ | Disabled | $T_J < 150^\circ\text{C}$ |

7.4 Device Functional Modes

The DRV883x family of devices is active unless the nSLEEP pin is brought logic low. In sleep mode, the H-bridge FETs are disabled Hi-Z. The DRV883x is brought out of sleep mode automatically if nSLEEP is brought logic high.

The H-bridge outputs are disabled during undervoltage lockout, overcurrent, and overtemperature fault conditions.

Table 4. Operation Modes

| MODE | CONDITION | H-BRIDGE |
|-------------------|-------------------------|-----------|
| Operating | nSLEEP pin = 1 | Operating |
| Sleep mode | nSLEEP pin = 0 | Disabled |
| Fault encountered | Any fault condition met | Disabled |

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The DRV883x family of devices is used to drive one dc motor or other devices like solenoids. The following design procedure can be used to configure the DRV883x family of devices.

8.2 Typical Application




Figure 10. Schematic of DRV883x Application

8.2.1 Design Requirements

Table 5 lists the required parameters for a typical usage case.

Table 5. System Design Requirements

| DESIGN PARAMETER | REFERENCE | EXAMPLE VALUE |
|----------------------|------------------|---------------|
| Motor supply voltage | VM | 9 V |
| Logic supply voltage | VCC | 3.3 V |
| Target rms current | I _{OUT} | 0.8 A |

8.2.2 Detailed Design Procedure

8.2.2.1 Motor Voltage

The appropriate motor voltage depends on the ratings of the motor selected and the desired RPM. A higher voltage spins a brushed dc motor faster with the same PWM duty cycle applied to the power FETs. A higher voltage also increases the rate of current change through the inductive motor windings.

8.2.2.2 Low-Power Operation

When entering sleep mode, TI recommends setting all inputs as a logic low to minimize system power.

8.2.3 Application Curves




Figure 11. 50% Duty Cycle, Forward Direction




Figure 12. 50% Duty Cycle, Reverse Direction




Figure 13. 20% Duty Cycle, Forward Direction




Figure 14. 20% Duty Cycle, Reverse Direction

NOTE

DIR_V is an indication of the motor direction. It is not a pin of the DRV883x device.

9 Power Supply Recommendations

9.1 Bulk Capacitance

Having appropriate local bulk capacitance is an important factor in motor-drive system design. It is generally beneficial to have more bulk capacitance, while the disadvantages are increased cost and physical size.

The amount of local capacitance needed depends on a variety of factors, including:

- The highest current required by the motor system
- The power-supply capacitance and ability to source current
- The amount of parasitic inductance between the power supply and motor system
- The acceptable voltage ripple
- The type of motor used (brushed dc, brushless dc, stepper)
- The motor braking method

The inductance between the power supply and motor drive system limits the rate at which current can change from the power supply. If the local bulk capacitance is too small, the system responds to excessive current demands or dumps from the motor with a change in voltage. When adequate bulk capacitance is used, the motor voltage remains stable and high current can be quickly supplied.

The data sheet generally provides a recommended value, but system-level testing is required to determine the appropriate size of bulk capacitor.




Figure 15. Example Setup of Motor Drive System With External Power Supply

The voltage rating for bulk capacitors should be higher than the operating voltage, to provide margin for cases when the motor transfers energy to the supply

10 Layout

10.1 Layout Guidelines

The VM and VCC pins should be bypassed to GND using low-ESR ceramic bypass capacitors with a recommended value of 0.1 μF rated for VM and VCC. These capacitors should be placed as close to the VM and VCC pins as possible with a thick trace or ground plane connection to the device GND pin.

10.2 Layout Example




Figure 16. Simplified Layout Example

10.3 Power Dissipation

Power dissipation in the DRV883x family of devices is dominated by the power dissipated in the output FET resistance, or $r_{\text{DS(on)}}$. Use [Equation 1](#) to estimate the average power dissipation when running a stepper motor.

$$P_{\text{TOT}} = r_{\text{DS(on)}} \times (I_{\text{OUT(RMS)}})^2$$

where

- P_{TOT} is the total power dissipation
 - $r_{\text{DS(on)}}$ is the resistance of the HS plus LS FETs
 - $I_{\text{OUT(RMS)}}$ is the rms or dc output current being supplied to the load
- (1)

The maximum amount of power that can be dissipated in the device is dependent on ambient temperature and heatsinking.

NOTE

The value of $r_{\text{DS(on)}}$ increases with temperature, so as the device heats, the power dissipation increases.

The DRV883x family of devices has thermal shutdown protection. If the die temperature exceeds approximately 150°C, the device is disabled until the temperature drops to a safe level.

Any tendency of the device to enter thermal shutdown is an indication of either excessive power dissipation, insufficient heatsinking, or too high an ambient temperature.

11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

For related documentation see the following:

- [Calculating Motor Driver Power Dissipation](#)
- [DRV8837EVM User's Guide](#)
- [DRV8838EVM User's Guide](#)
- [Independent Half-Bridge Drive with DRV8837](#)
- [Understanding Motor Driver Current Ratings](#)

11.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 6. Related Links

| PARTS | PRODUCT FOLDER | SAMPLE & BUY | TECHNICAL DOCUMENTS | TOOLS & SOFTWARE | SUPPORT & COMMUNITY |
|---------|----------------------------|----------------------------|----------------------------|----------------------------|----------------------------|
| DRV8837 | Click here | Click here | Click here | Click here | Click here |
| DRV8838 | Click here | Click here | Click here | Click here | Click here |

11.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.5 Trademarks

E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

11.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.7 Glossary

SLYZ022 — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead/Ball Finish (6) | MSL Peak Temp (3) | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|---------------|--------------|--------------------|------|----------------|----------------------------|-------------------------|----------------------|--------------|-------------------------|-------------------------|
| DRV8837DSGR | ACTIVE | WSO | DSG | 8 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | 837 | Samples |
| DRV8837DSGT | ACTIVE | WSO | DSG | 8 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | 837 | Samples |
| DRV8838DSGR | ACTIVE | WSO | DSG | 8 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | 838 | Samples |
| DRV8838DSGT | ACTIVE | WSO | DSG | 8 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | 838 | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.


(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD




4218900/B 09/2017

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.


DSG0008A

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE
SCALE:20X



SOLDER MASK DETAILS

4218900/B 09/2017

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

DSG0008A

WSN - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 9:
87% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:25X

4218900/B 09/2017

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.