

§ 3.1 INTRODUCTION

Sequential logic depends on current and prior input values.



It has memory.

Remember prior inputs or distill into a smaller amount of info.
state

The state of a digital circuit is a set of bits, called state variables.


3.2 LATCHES AND FLIP-FLOPS

The fundamental building block of a memory is a bistable element, element w/ two stable states.




The inverters are cross-coupled.

- Case I: $Q = 0$



This is consistent with the original $Q = 0$, so the case is said to be stable.

- Case II: $Q = 1$



Because the cross-coupled Inverters have two stable states, when $Q = 0$ and $Q = 1$, the circuit is said to be bistable.


If circuit has a third state, approximately half-way between 0 and 1,

→ metastable

An element with N stable states conveys $\log_2 N$ bits of information.
In this case, 1-bit.


(The cross-coupled inverters can store,
but the user can't control.
latches and flip-flops can.)

3.2.1 SR Latch




Consider the four possible combinations of R and S:

① $R=1, S=0$



$Q=0$
 $\bar{Q}=1$ stable


③ $R=0, S=1$



$$Q=1 \\ \bar{Q}=0$$

stable


③ $R=1, S=1$



$$Q=0 \\ \bar{Q}=0$$


stable.

④ $R=0, S=0$



→ ?


④a : $Q=0$ (Q_{prev})



$$Q=0 \\ \bar{Q}=1$$

stable.

④b : $Q=1$ (Q_{prev})



$$Q=1 \\ \bar{Q}=0$$

stable

When $R=S=0$, it holds Q_{prev} and \bar{Q}_{prev} .
 \Rightarrow It has memory.

Truth table of the SR Latch.

| S | R | Q | \bar{Q} |
|---|---|-------------------|-------------------------|
| 0 | 0 | Q_{prev} | \bar{Q}_{prev} |
| 0 | 1 | 0 | 1 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 |

To set a bit, ($S=1.$)

$$\rightarrow Q=1$$

To reset a bit, ($R=1$)

$$\rightarrow Q=0$$

($S=R=1$ does not make sense.)

Symbol.




Like the cross-coupled inverters, SR Latch is a bistable element w/ one bit of state stored in Q .

But it can be controlled through the S and R inputs.

3.2.2 D Latch

D: what should be

CLK: when should be




If $CLK=0$, $R=S=0 \rightarrow Q_{prev.}$

If $CLK=1$, $D=S$, $\overline{D}=\overline{R} \rightarrow$ set or reset.


It avoids the case of $S=R=1$.

Also called, transparent latch or level-sensitive latch.



3.2.3 D Flip-Flop


A D Flip-Flop copies D to Q on the rising edge of the clock and remembers its state at all other times.




$CLK=0$: L1 is transparent and L2 is opaque.
 $D \rightarrow NI$

$CLK=1$: L1 is opaque and L2 is transparent,
 $NI \rightarrow Q$
 $\bar{NI} \rightarrow \bar{Q}$

(D, NI)
Hence the value immediately before the rising edge is copied to Q immediately after the rising edge ($0 \rightarrow 1$)



D flip-flop \Leftrightarrow edge-triggered flip-flop
positive-edge-triggered flip-flop.




Bistable element w/ a clock input \Leftrightarrow flip-flop.

Bistable element w/o a clock input \Leftrightarrow latch.

3.4.2 Register



N-bit register has N flip-flops that share a common CLK input.

key building block of most sequential circuit.




3.2.5 Enabled Flip-Flop.

When we want to pass data at some of the clock edge.



Symbol:




EN must not change when $\text{CLK}=1$. (due to the glitch)

can cause timing errors.

3.2.6 Resettable Flip-Flop.

adds RESET function.

synchronously resettable flip-flop.



(RESETs @ CLK edge).

RESETs the Q when $\overline{\text{RESET}} = 0$.


→ active low signal
($\overline{\text{RESET}}$)

asynchronously resettable flip-flop.

→ RESETs anytime.

resettable flip-flops w/ active high reset


Symbol:




§ 3.3 SYNCHRONOUS LOGIC DESIGN

3.3.1 Some Problematic Circuits

E3.3



Assume $X=0 \rightarrow 1$.




periodically oscillates with $T = 6\text{ns}$.

ring oscillator

(difficult to accurately calculate)

Example 3.4

D latch?



It seems fine but, it has race condition.

Suppose that $CLK = D = 1$.

$$\rightarrow Q = 1.$$

Now, CLK falls. Q should be 1.

However, suppose delay through the inverter is rather long compared to the AND and OR gate.

Then, before the change of \overline{CLK} ,
 Q becomes 0.

Even if $\overline{CLK} = 0 \rightarrow 1$, Q_{prev} is 0.
So Q stuck at 0.

Slight different delays make circuit operates differently. These malfunctions are extremely difficult to track.

3.3.2 Synchronous Sequential Circuits

Sequential circuits with cyclic paths can have undesirable races or unstable behavior.

To avoid this, designer break the cyclic paths by inserting registers.

⇒ The collection of combinational logic & registers.

I/O

A synchronous sequential circuit has a clock input.

↳ rising edges are seq. of times (transition occurs)

FUNC

next state & possible output
(curr & inputs)

TIMING

upper bound: t_{pqf}

time of
(propagation CLK to Q)

lower bound: t_{ccq}

time of
(contamination CLK to Q)


t_{setup}

t_{hold}

The rules of Synchronous sequential circuit composition

- Every circuit element is either a register or a combinational circuit.
- At least one circuit element is a register
- All registers receive the same clock signal.
- Every cyclic path contains at least one register

For example, flip-flop.
(simplest synchronous sequential circuit)



Common types of S.S. circuit :
finite state machines & pipelines.

3.3.3 Synchronous and Asynchronous Circuits

Asynchronous design in theory is more general than synchronous design.

However, synchronous circuits are more easier to design.

Asynchronous circuits are necessary when communicating with different systems (diff. CLK) and real world.

3.4 FINITE STATE MACHINES

A circuit w/ k registers can be in one of a finite number (2^k) of unique states.


An FSM has M inputs, N outputs, and k-bit of state. (CLK & RESET too)

Consists of two blocks of next state logic and output logic, and a register that stores the state.


3.4.1 FSM Design Example

traffic sensors T_A, T_B .


traffic lights L_A, L_B .



(5-sec period)
clock.



State Transition Diagram.



Every 5-sec,
controller examines
the traffic pattern.

○ : states
→ : transition
@ rising edge.

State Transition Table

| Current State S | Inputs | | Next State S' |
|-----------------|----------------|----------------|----------------|
| | T _A | T _B | |
| S ₀ | 0 | X | S ₁ |
| S ₀ | 1 | X | S ₀ |
| S ₁ | X | X | S ₂ |
| S ₂ | X | 0 | S ₃ |
| S ₂ | X | 1 | S ₂ |
| S ₃ | X | X | S ₀ |

State should encoded into S_{1:0} (2^2 states)
 Output should encoded into L_{1:0} (2^{2-1} states)

| State | S _{1:0} | Output | L _{1:0} |
|----------------|------------------|--------|------------------|
| S ₀ | 00 | green | 00 |
| S ₁ | 01 | yellow | 01 |
| S ₂ | 10 | red | 10 |
| S ₃ | 11 | | |

Encoded State Transition Table

| Current State | | Inputs | | Next State | |
|---------------|-------|--------|-------|------------|--------|
| S_1 | S_0 | T_A | T_B | S'_1 | S'_0 |
| 0 | 0 | 0 | X | 0 | 1 |
| 0 | 0 | 1 | X | 0 | 0 |
| 0 | 1 | X | X | 1 | 0 |
| 1 | 0 | X | 0 | 1 | 1 |
| 1 | 0 | X | 1 | 1 | 0 |
| 1 | 1 | X | X | 0 | 0 |

From this table, we can derive next state function in terms of current state & inputs.

$$S'_1 = \overline{S_1} S_0 + S_1 \overline{S_0} \overline{T_B} + S_1 \overline{S_0} T_B$$

$$S'_0 = \overline{S_1} \overline{S_0} \overline{T_A} + S_1 \overline{S_0} \overline{T_B}$$

By inspection,

$$S'_1 = \overline{S_1} S_0 + S_1 \overline{S_0} = S_0 \oplus S_1$$

$$S'_0 = \overline{S_1} \overline{S_0} \overline{T_A} + S_1 \overline{S_0} \overline{T_B}$$

Output table

| Current State | | Outputs | | | |
|---------------|-------|----------|----------|----------|----------|
| S_1 | S_0 | L_{A1} | L_{A0} | L_{B1} | L_{B0} |
| 0 | 0 | 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 0 | 0 | 0 |
| 1 | 1 | 1 | 0 | 0 | 1 |

$$L_{A1} = S_1$$


$$L_{B1} = \overline{S}_1$$

$$L_{A0} = \overline{S}_1 S_0$$

$$L_{B0} = S_1 S_0$$


Moore FSM.

①. 2-bit state register.




② Next state Logic

$$(S'_1 = S_0 \oplus S_1, \\ S'_0 = \overline{S}_1 \overline{S}_0 T_A + S_1 \overline{S}_0 T_B)$$



③ Output logic.



$$\begin{aligned} L_{A1} &= S_1 \\ L_{A0} &= \overline{S_1} S_0 \\ L_{B1} &= \overline{S_1} \\ L_{B0} &= S_1 S_0 \end{aligned}$$




Figure 3.27 Timing diagram for traffic light controller

3.4.2 State Encodings

In the previous example, we choosed arbitrary encodings such as green is 00, yellow is 01, and red is 10.

But different choice can be made.

Which encoding produces the most efficient circuit?

Binary encoding VS One-hot encoding.

① Binary encoding.

A system w/ k states needs only $\log_2 k$ bits of state.
(e.g., 4 state $\rightarrow \log_2 4 = 2$ -bits.)

② One-hot encoding.

e.g., 3 states \rightarrow 001, 010, and 100.


Each bit of states is stored in a flip-flop
→ requires more ff.

However, the next state & output logic is simpler.

Example 3.6 FSM STATE ENCODING

A divide-by-N counter.

divide-by-3 counter :



Sol.

State transition table

| Curr. State | Next State |
|-------------|------------|
| S0 | S1 |
| S1 | S2 |
| S2 | S0 |

Output table

| Curr. State | Output |
|-------------|--------|
| S0 | 1 |
| S1 | 0 |
| S2 | 0 |

| State | One-Hot Encoding | | | Binary Encoding | |
|-------|------------------|----------------|----------------|-----------------|----------------|
| | S ₂ | S ₁ | S ₀ | S ₁ | S ₀ |
| S0 | 0 | 0 | 1 | 0 | 0 |
| S1 | 0 | 1 | 0 | 0 | 1 |
| S2 | 1 | 0 | 0 | 1 | 0 |

① Binary Encoding

State transition table.

| Curr. State | | Next State | |
|-------------|-------|------------|--------|
| S_1 | S_0 | S'_1 | S'_0 |
| 0 | 0 | 0 | 1 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 |

Output table

| State | | Output |
|-------|-------|--------|
| S_1 | S_0 | Y |
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |

$$\Rightarrow S'_1 = \overline{S_1} S_0 \\ S'_0 = \overline{S_1} \overline{S_0}$$

$$Y = \overline{S_1} \overline{S_0}$$

② One-hot Encoding

State transition table.

| Curr. State | | | Next State | | |
|-------------|-------|-------|------------|--------|--------|
| S_2 | S_1 | S_0 | S'_2 | S'_1 | S'_0 |
| 0 | 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 1 |

Output table

| State | | | Output |
|-------|-------|-------|--------|
| S_2 | S_1 | S_0 | Y |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 |
| 1 | 0 | 0 | 0 |


$$\Rightarrow S'_2 = \overline{S_2} S_1 \overline{S_0} = S_1 \\ S'_1 = \overline{S_2} \overline{S_1} S_0 = S_0 \\ S'_0 = S_2 \overline{S_1} \overline{S_0} = S_2$$

$$Y = \overline{S_2} \overline{S_1} S_0 \\ = S_0$$

Schematics


① Binary Encoding.

$$\begin{aligned} S'_1 &= \overline{S_1} S_0 \\ S'_0 &= \overline{S_1} \overline{S_0} \end{aligned} \quad Y = \overline{S_1} \overline{S_0}$$




③ One-hot Encoding

$$\begin{aligned} S'_2 &= S_1 \\ S'_1 &= S_0 \\ S'_0 &= S_2 \end{aligned} \quad Y = S_0$$



NOTE:



represents \cong flip-flop


or \cong register. ↪

(consists of multiple FF.)

3.4.3 Moore and Mealy Machines


Moore machine's output depends on current state.

→ outputs are in circles (in diagram)




Mealy machine's output depends on input & current state.



→ outputs are on arcs. (in diagram)



Examples.



The output is TRUE when the seq of bits are lost 01.



State transition table for Moore

| Current State S | Input A | Next State S' |
|-----------------|---------|---------------|
| S0 | 0 | S1 |
| S0 | 1 | S0 |
| S1 | 0 | S1 |
| S1 | 1 | S2 |

| | | | |
|-------|---|--|-------|
| S_2 | 0 | | S_1 |
| S_2 | 1 | | S_0 |

Output Table for Moore

| Current State S | Output |
|-----------------|--------|
| S_0 | 0 |
| S_1 | 0 |
| S_2 | 1 |

After encoding $S_0 = 00, S_1 = 01, S_2 = 10$

| Curr. State S | Input | | Next State S' | |
|---------------|-------|--|---------------|--------|
| | | | S'_1 | S'_0 |
| 0 0 | 0 | | 0 | 1 |
| 0 0 | 1 | | 0 | 0 |
| 0 1 | 0 | | 0 | 1 |
| 0 1 | 1 | | 1 | 0 |
| 1 0 | 0 | | 0 | 1 |
| 1 0 | 1 | | 0 | 0 |

| Curr. State S | Output | | |
|---------------|--------|--------|--|
| | S'_1 | S'_0 | |
| 0 0 | | 0 | |
| 0 1 | | 0 | |
| 1 0 | | 1 | |

$$S'_1 = S_0 A$$

$$S'_0 = \overline{A}$$

$$Y = S_1$$

(state 11_2 doesn't exist.)

Mealy


combined table. (\because output depends on curr. state & inputs).

| Curr. State S_0 | Input A | Next State S'_0 | Output Y |
|-------------------|---------|-------------------|----------|
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |


$$\Rightarrow S'_0 = \bar{A}, \quad Y = S_0 A$$

Schematics


Moore : $S'_1 = S_0 A$ $Y = S_1$
 $S'_0 = \bar{A}$




Mealy : $S'_0 = \bar{A}$ $Y = S_0 \cdot A$



Timing Diagram



↑
Mealy's output rises a cycle sooner.
because it responds to the input
rather than waiting for the state change.






If the output were delayed by the FF,
it'll match the Moore output.

3.4.4 Factoring State Machines.

complex
state machine → factoring → multiple simple
state machines.

Example 3.8 UNFACTORED & FACTORED STATE MACHINES.

Add Parade Mode. new Input: P, R.




3.4.5 Deriving an FSM from a Schematic

Schematic → State Transition Diagram.

When? { Incompletely documented project
or
reverse engineering.

- ① Examine circuit, stating inputs, outputs, and state bits.
- ② Write next state and output equations.
- ③ Create next state and output tables.
- ④ Reduce the next state table to eliminate unreachable states.
- ⑤ Assign each valid state bit combination a name.
- ⑥ Rewrite next state and output tables w/ state names.
- ⑦ Draw state transition diagram.
- ⑧ State in words what the FSM does.

Example 3.9 DERIVING AN FSM FROM ITS



① Inputs : $A_{1:0}$

Outputs : Unlock

State bits : (Labeled)

(Also, it is a Moore machine.)

② $S_1' = S_0 \bar{A}_1 A_0$ $\text{Unlock} = S_1$

$$S_0' = \bar{S}_1 \bar{S}_0 A_1 A_0$$

③

| Current State S_1 S_0 | Input A_1 A_0 | Next State S_1' S_0' |
|------------------------------|----------------------|-----------------------------|
| 0 0 | 0 0 | 0 0 |
| 0 0 | 0 1 | 0 0 |
| 0 0 | 1 0 | 0 0 |
| 0 0 | 1 1 | 0 1 |
| | , | |
| | , | |
| | , | |

Reduced:

| S_1 | S_0 | A_1 | A_0 | S'_1 | S'_0 |
|-------|-------|-------|-------|--------|--------|
| 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 | 1 |
| 0 | 1 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 1 | 0 |
| 0 | 1 | 1 | 0 | 0 | 0 |
| 0 | 1 | 1 | 1 | 0 | 0 |
| 1 | 0 | X | X | 0 | 0 |



State Transition Table.

3.4.6 FSM Review

Procedure to design an FSM.

① Identify the inputs and outputs

③ Sketch a state transition diagram.

1. For a Moore machine:

- Write a state transition table.
- Write an output table.

2. For a Mealy machine: (A/Y)

- Write a combined state transition and output table.

- ③ Select state encodings - your selection affects the hardware design
- ④ Write Boolean equations for the next state and output logic.
- ⑤ Sketch the circuit schematic.

§ 3.5 TIMING OF SEQUENTIAL LOGIC


3.5.1 The Dynamic Discipline

Timing Specification

When the clock rises,
the output starts to change.

after clock-to-Q contamination delay t_{cq}

must be settle to the final value
within the clock-to-Q propagation delay t_{pcq}



$$t_{\text{setup}} + t_{\text{hold}} = \underline{\text{aperture time}}$$


dynamic discipline :

The inputs of a synchronous sequential circuit must be stable during the setup and hold aperture time around the clock edge.

\Rightarrow So that we can treat input as a discrete signal.



3.5.2 System Timing

- The clock period or cycle time, T_c , is




- The clock frequency $f_c = 1/T_c$ [Hz]

Increasing the clock frequency increases the work that a digital system can accomplish per unit time.



Setup Time Constraint

To satisfy the setup time of R2, D2 must settle before the setup time.



Minimum clock period:

$$T_c \geq t_{pcq} + t_{pd} + t_{setup}$$

t_{pcq} and t_{setup} are specified by the manufacturer.

Thus, t_{pd} is a variable.

Maximum propagation delay through the E or setup time constraint max-delay constraint

$$t_{pd} \leq T_c - (t_{pcq} + t_{setup})$$




$t_{pq} + t_{setup}$ is called sequencing overhead.

$\Rightarrow T_c$ would be the available computation time, but the sequencing overhead cuts the available time.

If the t_{pd} is too great, D2 may not be settled into valid state.
 \Rightarrow malfunction.

Hence, Increasing T_c or reducing t_{pd} can solve this.

Hold Time Constraint



D_2 must not be changed within the t_{hold} .

$$\Rightarrow t_{hold} \leq t_{ccq} + t_{cd}$$

Again, t_{hold} and t_{ccq} are not variable.

Hold time constraint or min-delay constraint.

$$t_{cd} \geq t_{hold} - t_{ccq}$$

(limits the minimum delay through \mathbb{E} .)

Back-to-Back FF.



There is no \mathbb{E} , thus reliable register :

$$t_{ccq} \geq t_{hold}$$

Often, registers are designed with $t_{hold} = 0$.

Unlike setup time violation, which can be fixed by increasing T_c , hold time violation needs to be fixed by redesigning ICs and manufacturing them. This must be taken seriously.

Putting It All Together


Sequential circuits have setup and hold time that dictate the maximum and minimum delays of the E between FFs.

Modern FFs are usually designed so that the minimum delay through the E can be zero — that is, FFs can be placed back-to-back.

The maximum delay constraint limits the number of consecutive gates on the critical path of a high-speed circuit.

Example 3.10 TIMING ANALYSIS

Ben Bitdiddle designed the circuit in Figure 3.42. According to the data sheets for the components he is using, flip-flops have a clock-to-Q contamination delay of 30 ps and a propagation delay of 80 ps. They have a setup time of 50 ps and a hold time of 60 ps. Each logic gate has a propagation delay of 40 ps



and a contamination delay of 25 ps. Help Ben determine the maximum clock frequency and whether any hold time violations could occur. This process is called *timing analysis*.

My Sol.

max-delay.

$$t_{pd} = 80 \text{ ps.}$$

$$t_{\text{setup}} = 50 \text{ ps.}$$

$$T_s \leq t_{pd} + t_{\text{pd}} + t_{\text{setup}}$$

$$T_s \leq 130 \text{ ps} + t_{pd} \rightarrow 120 \text{ ps}$$

min-delay.

$$t_{ccd} = 30 \text{ ps}, \quad t_{\text{hold}} = 60 \text{ ps.}$$

$$t_{\text{hold}} \leq t_{ccd} + t_{cd}$$

$$60 \text{ ps} \leq 30 \text{ ps} + t_{cd}$$

$$(30 \text{ ps}) \leq t_{cd} \rightarrow \underline{\underline{75 \text{ ps}}}$$

$$T_{s,\min} = 250 \text{ ps}$$

not violating hold-time
~~violation.~~
WRONG

Sol.

short path \rightarrow 1 gates


$$\Rightarrow t_{\text{hold}} \leq t_{ccd} + t_{cd}$$

$$60 \text{ ps} \leq 30 \text{ ps} + 25 \text{ ps.}$$

\Rightarrow Violates

3.5.4 Metastability

e.g. Inputs from external world.




"Violates the dynamic discipline"

Metastable State

In this case, the output momentarily takes on a voltage 0 and V_{DD} .

Eventually, the FF will resolve the output to a stable state either 0 or 1.

However, required resolution time is unbounded.



Every bistable device has a metastable state between the two stable states.

Resolution Time

If the input changes outside the aperture,

$$t_{res} = T_{pcq}$$

But the input changes within the aperture, t_{res} can be substantially longer.


The probability that the t_{res} , exceeds some arbitrary time, t , decreases exponentially with t :

$$P(t_{res} > t) = \frac{T_0}{T_c} e^{-\frac{t}{T_c}}$$


(T_o and T_c are characteristic of FF.)

3.5.5 Synchronizers

Asynchronous Inputs are Inevitable.
All asynchronous Inputs should be passed through synchronizers.



If D is stable within aperture, $Q = D$
If not, Q is either HIGH or LOW.
(not metastable.)



Synchronizer fails \rightarrow If Q is metastable.
This may happen If

$$t_{\text{res}} > T_c - t_{\text{setup}}$$

\Rightarrow The probability of failure for a single input change at a random time

$$P(\text{failure}) = \frac{T_0}{T_c} e^{-\frac{T_c - t_{\text{setup}}}{\tau}}$$

If D changes N times per sec,

$$P(\text{failure})/\text{sec} = N \frac{T_0}{T_c} e^{-\frac{T_c - t_{\text{setup}}}{\tau}}$$

System reliability is measured in mean time between failures. (MTBF)

\rightarrow average amount of time between failures of the system.

$$\text{MTBF} = \frac{1}{P(\text{failure})/\text{sec}} = \frac{T_c e^{\frac{T_c - t_{\text{setup}}}{\tau}}}{N T_0}$$

MTBF exponentially grow as a synchronizer waits for longer time. ($T_c \uparrow$).

(For most System, a synchronizer waits a one cycle.)

§3.6 PARALLELISM

The speed of a system is characterized by the latency and throughput of information moving through it.

token : a group of inputs that are processed to produce a group of outputs.

"token" conjures up the notion that it moves around the circuits.

latency : the time required for one token to pass through the system from start to end.

throughput: number of tokens that can be produced per unit time.

The throughput can be improved by processing several tokens at the same time. → parallelism

① Spatial parallelism:

multiple copies of the hardware are provided so that multiple tasks can be done at the same time.

② Temporal parallelism:

A task is broken into stages, like an assembly line.

Multiple tasks can be spread across the stages.

→ Pipelining

Example 3.16 COOKIE PARALLELISM.

Spatial Parallelism: A helps B. A has their own tray and oven,

Temporal Parallelism: B gets another tray.
So he can roll cookies while previous one is being baked.

Consider a task w/ latency L .

In a system w/ no parallelism, the throughput is $1/L$.

In a spatially parallel system w/ N copies, the throughput is N/L .

In a temporally parallel system, the task is ideally broken into N steps, or stages, of equal length.
→ the throughput is N/L .

finding N steps of equal length is often impractical.


L_i : longest step's latency.

the pipelined throughput is $1/L_i$



Divide stages w/ registers!


Example of no pipelining system



reg. has $t_{pcq} = 0.3 \text{ ns}$
 $t_{\text{setup}} = 0.2 \text{ ns}$.

Then, $T_c = 0.3 + 0.2 + 3 + 2 + 4 = \underline{\underline{9.5 \text{ ns}}} = \text{latency}$
 $\text{throughput} = \frac{1}{9.5 \text{ ns}} = \underline{\underline{105 \text{ MHz}}}.$

Partitioned into a two-stage pipeline




Hence, $T_c = 5.5 \text{ ns}$
latency is two cycles, $\underline{\underline{11 \text{ ns}}}$

throughput $\frac{1}{5.5 \text{ ns}} = 182 \text{ MHz}$

\Rightarrow latency \uparrow , throughput \uparrow almost $\times 2$.

Ideally latency does not increase & throughput must be doubled.
 If they are exactly divided into halves and there is no sequencing overhead.

Three-Stage Pipeline



The latency : three cycles = 13.5ns
 The throughput : $\frac{1}{4.5\text{ns}} = \underline{\underline{222\text{MHz}}}$.

They do not apply to all situations.

dependencies

If a current task is dependent on the result of the prior task, the task cannot start.