

# MP6540, MP6540A

35V, 3A, Three-Phase Power Stage

#### DESCRIPTION

The MP6540 and MP6540A are 3-phase, brushless DC motor drivers that integrate three half-bridges consisting of six N-channel power MOSFETs, pre-drivers, gate drive power supplies, and current sense amplifiers.

The MP6540 has enable and PWM inputs for each half-bridge. The MP6540A has separate high-side and low-side inputs; otherwise, both parts are identical. References to the MP6540 in this document also apply to the MP6540A unless otherwise noted.

The MP6540 can deliver up to 10A of peak current for one second and 3A continuously (depending on thermal and PCB conditions). The MP6540 uses an internal charge pump to generate the gate drive supply voltage for the high-side MOSFETs and a trickle charge circuit that maintains sufficient gate drive voltage to operate at 100% duty cycle.

Internal safety features include thermal shutdown, under-voltage lockout (UVLO), and over-current protection (OCP).

The MP6540 is available in a QFN-26 (5.0mmx5.0mm) package.

#### **FEATURES**


- 5.5V to 35V Operating Supply Voltage
- Three Integrated Half-Bridge Drivers
- 3A Output Current, 10A Peak Current
- MOSFET On Resistance: HS + LS 50mΩ
- MP6540: PWM and Enable Inputs MP6540A: HS and LS Inputs
- Internal Charge Pump Supports 100% Duty Cycle Operation
- Automatic Synchronous Rectification
- UVLO and Thermal Shutdown Protection
- Over-Current Protection (OCP)
- Integrated Bidirectional Current Sense Amplifiers
- Available in an FCQFN-26 (5mmx5mm) Package

#### **APPLICATIONS**

- Brushless DC Motors
- Permanent Magnet Synchronous Motors

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS", the MPS logo, and "Simple, Easy Solutions" are trademarks of Monolithic Power Systems, Inc. or its subsidiaries.

#### TYPICAL APPLICATION





#### ORDERING INFORMATION

Part Number	Package	Top Marking	
MP6540GU*	QFN-26 (5mmx5mm)	See Below	
MP6540AGU**	QFN-26 (5mmx5mm)	See Below	

<sup>\*</sup> For Tape & Reel, add suffix –Z (e.g.: MP6540GU–Z).

## **TOP MARKING (MP6540GU)**

MPSYYWW MP6540 LLLLLLL


MPS: MPS prefix YY: Year code WW: Week code MP6540: Part number LLLLLL: Lot number

## **TOP MARKING (MP6540AGU)**

MPSYYWW MP6540A LLLLLLL

MPS: MPS prefix YY: Year code WW: Week code M6540A: Part number LLLLLL: Lot number

#### **PACKAGE REFERENCE**



© 2018 MPS. All Rights Reserved.

<sup>\*\*</sup> For Tape & Reel, add suffix –Z (e.g.: MP6540AGU–Z).



## **PIN FUNCTIONS**

QFN-26 Pin #	MP6540	MP6540A	Description			
1	nFAULT		<b>Fault indication.</b> nFAULT is an open-drain output type. nFAULT is in logic low during fault conditions.			
2	nSLEEP		<b>Sleep mode input.</b> Drive nSLEEP to logic low to enter low-power sleep mode. Drive nSLEEP to logic high for normal operation. nSLEEP is pulled down internally.			
3	ENA	-	Enable pin for phase A.			
3	-	LSA	Enable low-side MOSFET for phase A.			
4	ENB	-	Enable pin for phase B.			
†	-	LSB	Enable low-side MOSFET for phase B.			
5	ENC	-	Enable pin for phase C.			
3	-	LSC	Enable low-side MOSFET for phase C.			
6	PWMA	-	PWM input pin for phase A.			
b	6 - HSA		Enable high-side MOSFET for phase A.			
7	PWMB -		PWM input pin for phase B.			
7 -		HSB	Enable high-side MOSFET for phase B.			
0	PWMC	-	PWM input pin for phase C.			
8		HSC	Enable high-side MOSFET for phase C.			
9, 26	S	SA SA	Phase A output.			
10, 12	2 LSS		Low-side source connection for phase A, B, and C. LSS must be connected to GND directly.			
11, 24	S	SB	Phase B output.			
13, 22	S	SC .	Phase C output.			
14			Low-side gate drive voltage bypass. Connect a 4.7µF, 10V, X7R ceramic capacitor from VG to ground.			
15	S	OA	Current sense output for phase A.			
16	S	ОВ	Current sense output for phase B.			
17	SOC		Current sense output for phase C.			
18	GND		Ground.			
19	VCP		Charge pump output. Connect a $1\mu F$ , $16V$ , X7R ceramic capacitor from VCP to VIN.			
20	С	P1	Charge pump capacitor pins. Connect a 100nF, X7R ceramic capacitor rated			
21	С	P2	for at least VIN between CP1 and CP2.			
23, 25	VIN		Input power.			



## ABSOLUTE MAXIMUM RATINGS (1) Input voltage (V<sub>IN</sub>) .....-0.3V to 40V CP2, VCP.....-0.3V to 40V CP1 .....-0.3V to 15V SA/B/C .....-0.3V to 40V ESD rating (HBD)......2kV All other pins to GND .....-0.3V to 6.5V Continuous power dissipation $(T_A = +25^{\circ}C)^{(2)}$ QFN-26 (5mmx5mm)......3.47W Storage temperature .....-55°C to +150°C Junction temperature ......+150°C Lead temperature (solder) .....+260°C Recommended Operating Conditions (3) Input voltage (V<sub>IN</sub>) ...... 5.5V to 35V Operating junction temp. (T<sub>J</sub>)....-40°C to +125°C

Thermal Resistance (4) θ<sub>JA</sub>  $\theta_{JC}$ QFN-26 (5mmx5mm)....... 22.4 ... 18.4 ... °C/W

#### NOTES:

- Exceeding these ratings may damage the device.
- The maximum allowable power dissipation is a function of the maximum junction temperature  $T_{\text{J}}$  (MAX), the junction-toambient thermal resistance  $\theta_{\text{JA}}$ , and the ambient temperature T<sub>A</sub>. Exceeding the maximum allowable power dissipation produces an excessive die temperature, causing the regulator to go into thermal shutdown.
- The device is not guaranteed to function outside of its operating conditions.
- Measured on JESD51-7, 4-layer PCB.

© 2018 MPS. All Rights Reserved.



## **ELECTRICAL CHARACTERISTICS**

 $V_{IN}$  = 24V,  $T_A$  = 25°C, LSS = GND = 0V, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
Power Supply						
Input supply voltage	V <sub>IN</sub>		5.5		35	V
Outpount surrent	I <sub>Q</sub>	nSLEEP = 1, ENx = 0		0.8	1.3	mA
Quiescent current	I <sub>SLEEP</sub>	nSLEEP = 0		0.75	3.5	μA
		nSLEEP = 1, ENx = 1, PWMx = 20kHz		4	5.5	mA
Operation current		nSLEEP = 1, ENx = 1, PWMx = 50kHz		8	9.5	mA
Operation current		nSLEEP = 1, ENx = 1, PWMx = 100kHz		14	16.5	mA
		nSLEEP = 1, ENx = 1, PWMx = 200kHz		25	29.5	mA
Control Logic	1	I	1	Γ	I	
Input logic low threshold	VıL		8.0		1.45	V
Input logic high threshold	VIH		1.1		2	V
Logic input current	I <sub>IN(H)</sub>	V = 5V		4.7	6	μA
	I <sub>IN(L)</sub>	V = 0V	-1		1	μA
Power-up delay	<b>t</b> <sub>PUD</sub>	At V <sub>IN</sub> rising or nSLEEP rising	1.4		4.7	mS
Internal pull-down resistance	R <sub>PD</sub>	All logic inputs		1		МΩ
nFAULT pull-down Ron	R <sub>ON(NFAULT)</sub>			27		Ω
Protection Circuits			_			
UVLO threshold	$V_{\text{UVLO}}$	V <sub>IN</sub> rising	4		5.5	V
UVLO hysteresis	$\Delta V_{UVLO}$			250		mV
HS OCP threshold	I <sub>OCP(HS)</sub>		10	13	17	Α
LS OCP threshold	I <sub>OCP(LS)</sub>		10	13	17	Α
OCP deglitch time	toco			0.4		μs
OCP retry time	tocr			10		ms
Thermal shutdown (5)	T <sub>TSD</sub>			150		°C
Thermal shutdown hysteresis (5)	$\DeltaT_TSD$			25		°C
Current Sense	-		•	•		
Current sense ratio		LS-FET current = ±3A	1/10580	1/9200	1/7500	A/A
Current sense output		LS-FET current = 1A	95	116	135	μΑ
current		LS-FET current = -1A	95	112	135	μΑ
Current sense output voltage swing		Sink or source 0.25A into Sx	0		5.5	>
Output						
HS-FET on resistance	Ron(HS)	I <sub>OUT</sub> = 1A, T <sub>J</sub> = 25°C		25	29	
TIO I ET OII TOSISIATIO	1 (01(110)	I <sub>OUT</sub> = 1A, T <sub>J</sub> = 125°C		32	00.5	mΩ
LS-FET on resistance	R <sub>ON(LS)</sub>	I <sub>OUT</sub> = 1A, T <sub>J</sub> = 25°C		20	23.5	· ••••
Output rise time	, ,	I <sub>OUT</sub> = 1A, T <sub>J</sub> = 125°C		26 30		V/nS
Output rise time Output fall time		I <sub>OUT</sub> = 1A I <sub>OUT</sub> = 1A		18.5		V/nS V/nS
Output fail tillle	1	1001 - 17	1	10.5	1	V/110



# **ELECTRICAL CHARACTERISTICS** (continued)

 $V_{IN}$  = 24V,  $T_A$  = 25°C, LSS = GND = 0V, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
Charge Pump						
Charge pump output voltage	VcP			V <sub>IN</sub> + 5.5		V
V <sub>CP</sub> switching freq	f <sub>CP</sub>			193		kHz


#### NOTE:

5) Guaranteed by design.




#### TYPICAL CHARACTERISTICS

# UVLO Rising Threshold vs. Temperature




# B Phase Current Sense Ratio vs. Temperature

 $V_{IN} = 24V$ ,  $I_{OUT} = 1A$ 




# HS On Resistance vs. Temperature




# A Phase Current Sense Ratio vs. Temperature

 $V_{IN} = 24V, I_{OUT} = 1A$ 




# C Phase Current Sense Ratio vs. Temperature

 $V_{IN} = 24V$ ,  $I_{OUT} = 1A$ 



# LS On Resistance vs. Temperature


 $V_{IN} = 24V$ ,  $I_{OUT} = 1A$ 





#### TYPICAL PERFORMANCE CHARACTERISTICS


 $V_{IN}$  = 24V, A phase switching with 20kHz frequency, B phase LS on, C phase disable,  $V_{REF}$  = 5V, current sense resistor divider =  $5k\Omega$ ,  $T_A$  =  $25^{\circ}$ C, resistor + inductor load:  $5\Omega$  + 1mH/phase with star connection, unless otherwise noted.






#### TYPICAL PERFORMANCE CHARACTERISTICS (continued)

 $V_{IN}$  = 24V, A phase switching with 20kHz frequency, B phase LS on, C phase disable,  $V_{REF}$  = 5V, current sense resistor divider = 5k $\Omega$ ,  $T_A$  = 25°C, resistor + inductor load: 5 $\Omega$  + 1mH/phase with star connection, unless otherwise noted.





#### **BLOCK DIAGRAM**



**Figure 1: Function Block Diagram** 

© 2018 MPS. All Rights Reserved.



## **OPERATION**

#### **Input Logic**

The MP6540 has three logic input pins (ENA, ENB, ENC) that enable corresponding outputs (SA, SB, SC). When ENx is low, the corresponding output is disabled (output is at high impedance), and the PWM input on that phase is ignored. When ENx is high, the output is enabled, and the PWM input controls the state of the output (see Table 1).

Table 1: PWM Input Logic Truth Table

ENx	PWMx	Sx		
Н	Н	VIN		
Н	L	GND		
L	X High impedance			

The MP6540A has separate inputs that are used to enable the high-side MOSFET (HS-FET) and low-side MOSFET (LS-FET) of each phase independently (see Table 2).

Table 2: HS + LS Input Logic Truth Table

HSx	LSx	Sx
L	L	High impedance
L	Н	GND
Н	L	VIN
Н	Н	High impedance

Note that the logic inputs have internal, weak, pull-down resistors.

#### **nSLEEP Operation**

Driving nSLEEP low puts the device into a lowpower sleep state. In this state, all internal circuits are disabled. All inputs are ignored when nSLEEP is active low. When waking up from sleep mode, approximately 1ms of time must pass before the device responds to the inputs. The nSLEEP input has a weak pulldown resistor.

#### **Current Sense Amplifiers**


The current flowing in each of the three outputs is sensed by the internal current sensing circuits. An output pin for each phase sources or sinks a current proportional to the current flowing in each phase. Note that only the current flowing in the LS-FET is sensed and is sensed in both forward and reverse directions.

To convert this current into a voltage (i.e.: to input to an A/D converter), a termination resistor (R<sub>TERM</sub>) is used as a reference voltage. When there is no current flowing, the resulting output is equal to the reference voltage. When current is flowing, the voltage is above or below the reference voltage according to Equation (1):

$$V = V_{TERM} + (R_{TERM} * I_{OUT}) / 9,200$$
 (1)

To terminate the outputs when using an A/D converter with inputs that are ratiometric to its supply voltage. connect two equal-value resistors to the ADC supply and ground. The resulting ADC code is half-scale at zero current.

Figure 2 shows a simplified drawing of the current measurement circuit.



**Figure 2: Current Measurement Circuit** 

#### **Automatic Synchronous Rectification**

When driving a current through an inductive load and the output MOSFETs are both turned off, the recirculation current must continue flowing. This current is passed through the MOSFET body diodes, typically. To prevent excess power dissipation in the body diodes, MP6540 implements an synchronous rectification feature.

When both the HS-FET and LS-FET are turned off and the voltage on an Sx output pin is driven below ground, the LS-FET is turned on until the current flowing through it reaches near zero or until the HS-FET is commanded to turn on. Similarly, if Sx rises above VIN, the HS-FET is turned on until the current reaches near zero or the LS-FET is turned on.



#### **nFAULT Output**

The MP6540 provides an nFAULT output pin. which is driven to active low in the case of a fault condition, such as over-current or overtemperature. nFAULT is an open-drain output and must be pulled up by an external pull-up resistor.

#### Input **Under-Voltage** Lockout (UVLO) **Protection**

If at any time the voltage on VIN falls below the under-voltage lockout (UVLO) threshold voltage. all circuitry in the device is disabled, and the internal logic is reset. Operation resumes when VIN rises above the UVLO threshold.

#### **Thermal Shutdown**


If the die temperature exceeds safe limits, all output MOSFETs are disabled, and the nFAULT pin is driven low. Once the die temperature falls to a safe level, operation resumes automatically.

#### **Over-Current Protection (OCP)**

The over-current protection (OCP) circuit limits the current through each MOSFET by disabling its gate driver. If the over-current limit threshold is reached and lasts longer than the overcurrent deglitch time, all six output MOSFETs are disabled (outputs have high impedance), and nFAULT is driven low. During this time, synchronous rectification is used to decay the current. The outputs are disabled for 10ms (typical) and are re-enabled automatically.

Over-current conditions on both high- and lowside devices (i.e.: a short to ground, supply, or across the motor winding) results in an overcurrent shutdown.

A simplified diagram of the OCP circuit for one output is shown in Figure 3.



**Figure 3: OCP Measurement Circuit** 

#### Charge Pump and VG Regulator

An internal LDO regulator generates a low-side gate drive voltage of approximately 5.5V. A bypass capacitor of 4.7 - 10uF is required from VG to ground.

A charge pump is used to generate the gate drive for the HS-FETs. The charge pump requires two external capacitors: a 0.1µF ceramic capacitor rated for at least VIN between the CP1 and CP2 pins, and a 1µF ceramic capacitor rated for at least 10V between VIN and VCP.



## **APPLICATION INFORMATION**

## **Charge Pump External Capacitors**

The external charge pump capacitors should be selected using Table 3.


**Table 3: External Charge Pump Capacitor Selector** 


	Min	Nom	Max	Unit
CP1 - CP2		0.1		μF
capacitance		0.1		μι
CP1 - CP2 cap	Vin			\/
voltage	VIN			V
V <sub>CP</sub> - V <sub>IN</sub> capacitance		1		μF
V <sub>CP</sub> - V <sub>IN</sub> cap voltage	10			V
V <sub>G</sub> capacitance	4.7		10	μF
V <sub>G</sub> cap voltage	10			V



#### **PACKAGE INFORMATION**

#### QFN-26 (5mmx5mm)






#### **TOP VIEW**

**BOTTOM VIEW** 



#### **SIDE VIEW**



## **RECOMMENDED LAND PATTERN**

#### **NOTE:**

- 1) ALL DIMENSIONS ARE IN MILLIMETERS.
- 2) EXPOSED PADDLE SIZE DOES NOT **INCLUDE MOLD FLASH.**
- 3) LEAD COPLANARITY SHALL BE 0.10 MILLIMETERS MAX.
- 4) REFERENCEIS MO-220.
- 5) DRAWING IS NOT TO SCALE.

NOTICE: The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.