

Memory access

Transfers modelling


Little-Endian / Big-Endian

- ◆ Data Bus width byte ordering
- ◆ Transfers direction
- ◆ Little-Endian \leftrightarrow Big-Endian

Definition

- ◆ **MSB** **Most Significant Byte**
- ◆ **MSb** **Most Significant bit**
- ◆ **LSB** **Least Significant Byte**
- ◆ **LSb** **Least Significant bit**

32 bits processor register



Move.Byte

Rx, \$1000

8 bits

Move.Word

Rx, \$1000

16 bits

Move.LongWord


Rx, \$1000

32 bits

Transfert 8 bits

Move.B


Rx, \$1000





8 bits memory

16 bits Memory


32 bits Memory



Transfert 16 bits Move.W Rx, \$1000



Transfert 32 bits Move.L Rx, \$1000



8 bits memory

16 bits Memory

32 bits Memory

Little-Endian

1000	78
1001	56
1002	34
1003	12

1000	56	78
1002	12	34
1004		
1006		

1000	12	34	56	78
1004				
1008				
100C				

Big-Endian

1000	12
1001	34
1002	56
1003	78

1000	12	34
1002	56	78
1004		
1006		

1000	12	34	56	78
1004				
1008				
100C				

Memory addressing

68'000 Family

- ◆ **Big-Endian Mode :**
 - **Highest Weight at lower addresses**
 - Memory / listing Observation : number reading from left (MSB) to right (LSB)
 - Ex: AB 12 34 56 → AB123456 32 bits value

Memory addressing

x86 Family

- ◆ **Little-Endian Mode :**
 - **Lowest Weight at lower addresses**
 - Memory / listing Observation : number reading from right (MSB) to left (LSB)
 - Ex: AB 12 34 56 → 563412AB 32 bits value