### **Master Interface on Avalon Bus in VHDL**

A data acquisition system is to be realized in a FPGA. A clock (Clk) synchronizes all the system. A specialized module receives data on a8 bits bus named **DataAcquisition[7..0]**. A signal called **NewData** specifies when a new data is received on this bus.

This signal stay activated until acknowledged by the **DataAck** signal activated by the module. This signal means that the data has been accepted and a new one can be received.

Once **DataAck** is activated, **NewData** is deactivated at the next rising edge of the clock cycle.

At the next clock, le **DataAck** signal can be deactivated too.

And the cycle can start again.

With this mechanism, a DMA unit on the Avalon bus will take the data and copied it in memory. With every new data, the next memory position will be used until all the specified length of data is receive.

The **start address** of write data in memory, the **length** of the data transfer and the **enable** of the transfers are seen as **registers** in the programmable DMA controller to design.

When all the specified memory length is full, the start address is used again and the process continue until the processor send a stop command.


## Problems to resolve

# Design the Master Programmable Interface specified.

Treat the problem in the following manner:


- 1. Draw (properly) a block diagram of the entire processor-bus Avalon-programmable interface with the corresponding signals
- 2. Draw a timing diagram from acquisition until the Avalon Master transfer.
- 3. Propose a registers map of the interface. The registers can be reread
- 4. Describe the decomposition of the problem for the implementation of the interface.
- 5. Draw a symbol of the entity to achieve
- 6. Specify the module entity
- 7. Make the system architecture in VHDL

# 1. Bloc diagram of the system in FPGA




Page 2

C:\Presentations\Exercice\_Master\_Avalon\_LAP\_en.doc



2 consecutive acquisitions cycles, with and without WaitRequest



# 3. Registers map

2 registers to realize the interface:

Address register: AcqAddress
 Length register: AcqLength

| Name       | Offset<br>Interface | Offset<br>uP | Data width | Function                                 |
|------------|---------------------|--------------|------------|--|
| AcqAddress | 0                   | 0            | 32 bits    | Memory address where to start to put the |
| -          |                     |              |            | data                                     |
| AcqLength  | 1                   | 4            | 32 bits    | Length of the memory to stock the data   |


# 4. Problem decomposition

There are 3 principals units in the design:

- 1. Programmable interface module (interface registers)
  Interface with the Avalon bus in slave mode, receive the memory start address and length.
  It's possible to read them back.
- 2. Acquisition module Receive the data and acknowledge them
- 3. DMA Module, Avalon Master
  Make the transfers with the Avalon bus as a Master. Transfer the data byte by byte, initialize
  the start address at the end of the bloc transfer.


The parts 2 and 3 can be realized in the same process to simplify the VHDL code.

# 5. Symbol



# 6. Entity

```
Entity AcquModule is
Port (
     Clk
                                    IN STD LOGIC ;
     Reset n
                                    IN STD LOGIC ;
-- Acquisition
                                          STD LOGIC VECTOR (7 downto 0);
     DataAcquisition
                               :
                                    IN
                                          STD LOGIC;
                                    IN
     NewData
                                    OUT STD LOGIC;
     DataAck
                               :
-- Avalon Slave :
     AS Adr
                               :
                                    IN
                                          STD LOGIC;
     AS CS
                                          STD LOGIC ;
                                    IN
                               :
     AS Write
                                    IN
                                          STD LOGIC ;
                               :
     AS_Read
                                    IN
                                          STD_LOGIC ;
                               :
     AS_DataWrite
AS_DataRead
                                    IN STD_LOGIC_VECTOR(31 downto 0);
OUT STD_LOGIC_VECTOR(31 downto 0);
                               :
                               :
-- Avalon Master :
                                    OUT STD LOGIC VECTOR(31 downto 0);
     AM Adr
                               :
     AM ByteEnable
                               :
                                  OUT
                                         STD LOGIC VECTOR(3 downto 0);
     AM Write
                               :
                                    OUT
                                         STD LOGIC;
     AM Read
                                    OUT
                                          STD LOGIC ;
     AM DataWrite
                                    OUT
                                          STD_LOGIC_VECTOR(31 downto 0) ;
                               :
     AM_DataRead
                                    IN
                                          STD_LOGIC_VECTOR(31 downto 0) ;
                               :
                                          STD LOGIC
     AM WaitRequest
                                    ΙN
) ;
```



### 7. Architecture

```
Architecture Comp of AcquModule is
TYPE AcqState IS (Idle, WaitData, WriteData, AcqData);
Signal AcqAddress: STD LOGIC VECTOR(31 downto 0);
Signal AcqLength: STD_LOGIC_VECTOR(31 downto 0);
Signal CntAddress: STD_LOGIC_VECTOR(31 downto 0);
Signal CntLength: STD_LOGIC_VECTOR(31 downto 0);
Signal SM: AcqState;
Begin
-- Gestion des registres d'interface
pAvalon_Slave:
Process(Clk, Reset_n)
Begin
    if Reset n = '0' then
        AcqAddress <= (others => '0');
        AcqLength <= (others => '0');
    elsif rising_edge(Clk) then
        if AS CS = '1' then
            if AS Write = '1' then
                case AS_Adr is
                    when '0' =>
                                    AcqAddress <= AS DataWrite;
                    when '1' => AcqLength <= AS_DataWrite;
                    when others => null;
                end case;
            elsif AS Read = '1' then
                case AS Adr is
                    when '0' => AS_DataRead <= AcqAddress;
when '1' => AS_DataRead <= AcqLength;</pre>
                    when others \Rightarrow \overline{\text{null}};
                end case;
            end if;
        end if;
    end if;
End Process pAvalon Slave;
-- Acquisition
pAcquisition:
Process(Clk, Reset n)
Variable Indice : Integer Range 0 to 3;
Begin
    if Reset n = '0' then
        DataAck <= '0';
        SM <= Idle;
        AM_Write <= '0';
        AM Read <= '0';
        AM_ByteEnable <= "0000";
        CntAddress <= (others => '0');
        CntLength <= (others => '0');
    elsif rising edge(Clk) then
        AM Read <= '0';
        case SM is
            when Idle =>
                if AcqLength /= X"0000 0000" then
                    SM <= WaitData;</pre>
                    CntAddress <= AcqAddress;</pre>
                    CntLength <= AcqLength;</pre>
                end if;
            when WaitData =>
                if NewData = '1' then
                    SM <= WriteData;</pre>
                    AM Adr <= CntAddress;
                    AM Write <= '1';
                    AM_DataWrite(7 downto 0) <= DataAcquisition;
AM_DataWrite(15 downto 8) <= DataAcquisition;
                    AM DataWrite (23 downto 16) <= DataAcquisition;
```

```
AM DataWrite(31 downto 24) <= DataAcquisition;
                      AM ByteEnable <= "0000";
                     Indice := Conv_Integer(CntAddress(1 downto 0));
AM_ByteEnable(Indice) <= '1';</pre>
                 end i\bar{f};
             when WriteData =>
                 if AM_WaitRequest = '0' then
                     SM <= AcqData;
AM_Write <= '0';
                     AM_ByteEnable <= "0000";
                     DataAck <= '1';
                 end if;
             when AcqData =>
                 if NewData <= '0' then
                      SM <= WaitData;
                      DataAck <= '0';
if CntLength /= 1 then
    CntAddress <= CntAddress + 1;</pre>
                          CntLength <= CntLength - 1;</pre>
                      else
                          CntAddress <= AcqAddress;</pre>
                          CntLength <= AcqLength;</pre>
                      end if;
                 end if;
        end case;
    end if;
End Process pAcquisition;
End Comp;
```

System schematic and test bench module.

