


Tutorial 4

Computer Organisation

1. A 16-bit Ripple carry adder (RCA) is made up of 16 identical full adders (FA), as shown in the figure below. The carry-propagation of each FA is 13 ns and the sum-propagation delay of each FA is 16ns. The worst-case delay (in ns) of this 16-bit adder will be?




$$\begin{aligned} \text{Ans: } T &= (n-1) T_{\text{Carry}} + \text{Max}(T_{\text{Carry}}, T_{\text{sum}}) \\ &= 15 \times 13 + 16 = 211 \text{ ns} \end{aligned}$$

Explanation:


C_{14} will be available after 15×13 ie, 195ns. The FA₁₅ adder takes 13 ns and 16 ns to produce carry and sum, respectively. So, the worst delay is (195 ns + 16 ns)

2. Suppose the value of $A[3:0] = 0011$ and $B[3:0] = 0001$. Write down 0 or 1 to denote the state of each wire in the following Ripple carry Adder (RCA) and Carry Select Adder (CSA) circuits:

a.) RCA




b.) CSA




Ans:

a) RSA



b) CSA



All output wires are marked in black pen.

3. Compare Carry Select Adder (CSA) with Ripple Carry Adder (RCA) by filling the following table with faster/slower in the performance column and larger/smaller in the resource utilization column. Also, explain your answer with valid reasoning

| Adder Type | Performance | Resource Utilisation |
|------------|-------------|----------------------|
| CSA | | |
| RCA | | |

Ans:

| Adder Type | Performance | Resource Utilisation |
|------------|-------------|----------------------|
| CSA | Faster | More Area |
| RCA | Slower | Less Area |

Explanation:





Fig. Logic Diagram of CSA

Each RCA pair in CSA can compute in parallel the value of sum before the previous stage carry comes. Thus, the critical path of an N bit adder is reduced. Delay in CSA is much lesser than RCA because the critical path in the case of a conventional adder is N-bit carry propagation path and one sum generating stage, while in the case of CSA, the critical path is (N/L) -bit carry propagation path and L stage multiplexer with one sum generating stage in the N- bit CSA, where L is number of stages in CSA as shown in above figure. Since L is much less than N and multiplexer delay is less than the delay in full adder, hence the delay in the CSA is much less than that in the RCA but there exists a copy of hardware in each stage which leads to an increase in the amount of power consumption and cost.

Illustration:

2 STAGE CSA : [16 Bit]




For the above figure, if we have to do 16 Bit Addition and there is MUX after 8 Bits to send Cout to the next stage, this means we have 2 stages in total; hence, while the 1st stage computes $Cout_1$ for $Cin = 1 \& 0$, 2nd stage also computes it parallelly (under the assumption 16-bit summands are applied simultaneously). Now, as soon as 1st stage selects the $Cout_1$ corresponding to Cin , the second stage will immediately give the final $Cout_2$ after just 1 MUX delay. But, if it was a RCA, the final $Cout$ would only come after 16 Stages of Full Adders corresponding to 16-bit addition and the rippling of Cin to $Cout$. Hence, this means that 16 Bit critical Path delay has been reduced to $16/2 (N/L) + 2 \text{ MUX delay}$. And since the MUX delay is very small compared to FA, the performance(Time) gain is substantially large compared to RCA.

Note to the TAs -

Dear TAs, discuss them briefly in terms of performance and resource requirements. The motive is to get them acquainted with different adders so that they are able to differentiate between them in terms of performance and resource requirements. The students should be aware of the design tradeoffs.

For more detail, please refer: [Source](#)

4. Design a 4- bit Ripple carry adder that can perform addition and subtraction operations. Explain how it work.



Explanation:-

Let's look at $A - B$ operation

$$\begin{aligned}
 A - B &= A + 2' \text{ complement of } B \\
 &= A + (\bar{B} + 1)
 \end{aligned}$$

We know

$$\begin{aligned}
 A \oplus 0 &= A & [\oplus \rightarrow \text{XOR gate}] \\
 A \oplus 1 &= \bar{A}
 \end{aligned}$$

So, by using a XOR gate, we can get B and \bar{B} , which can be used to perform required addition or subtraction using appropriate mode.

5. We need to perform the following operations, where numbers are represented in 2's complement:

a) $-87 + 256$

b) $490 + 22$

For each case:

1. Determine the minimum number of bits required to represent both summands. You might need to sign-extend one of the summands, since for proper summation, both summands must have the same number of bits.
2. Perform the binary addition in 2's complement arithmetic. The result must have the same number of bits as the summands.
3. Determine whether there is overflow.
4. If there was an overflow, then redo the computation by sign extending both summands.
5. If we want to avoid overflow, what is the minimum number of bits required to represent both the summands and the result?

Ans:

1,2,3,4:

$n = 10 \text{ bits}$

$C_{10} \oplus C_9 = 0$
No Overflow
 $C_{10}=1$

$$\begin{array}{r}
 -87 = 1\ 1\ 1\ 0\ 1\ 0\ 1\ 0\ 0\ 1 \\
 +256 = 0\ 1\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0 \\
 \hline
 169 = 0\ 0\ 1\ 0\ 1\ 0\ 1\ 0\ 0\ 1
 \end{array}$$

$-87 + 256 = 169 \in [-2^9, 2^9-1] \rightarrow \text{no overflow}$

$n = 10 \text{ bits}$

$C_{10} \oplus C_9 = 1$
Overflow!
 $C_{10}=0$

$$\begin{array}{r}
 490 = 0\ 1\ 1\ 1\ 1\ 0\ 1\ 0\ 1\ 0 \\
 +22 = 0\ 0\ 0\ 0\ 0\ 1\ 0\ 1\ 1\ 0 \\
 \hline
 1\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0
 \end{array}$$

$490 + 22 = 512 \notin [-2^9, 2^9-1] \rightarrow \text{overflow!}$

To avoid overflow:

$n = 11 \text{ bits (sign-extension)}$

$C_{11} \oplus C_{10} = 0$
No Overflow
 $C_{11}=0$

$$\begin{array}{r}
 490 = 0\ 0\ 1\ 1\ 1\ 1\ 0\ 1\ 0\ 1\ 0 \\
 +22 = 0\ 0\ 0\ 0\ 0\ 0\ 1\ 0\ 1\ 1\ 0 \\
 \hline
 512 = 0\ 1\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0
 \end{array}$$

$490 + 22 = 512 \in [-2^{10}, 2^{10}-1] \rightarrow \text{no overflow}$

How to check for overflows: To determine if a computation overflowed or not, check the last two carries generated (the C_{in} and the C_{out} of the last adder stage, for example C_9 and C_{10} in part a respectively). If $C_{in} \oplus C_{out}$ is 1, then there was an overflow.

5. If the number of bits of the summands is n and m , then we need $1+\max(n,m)$ bits for the result to ensure no overflows.

Source:

<https://www.secs.oakland.edu/~llamocca/Courses/ECE2700/W21/Solutions%20-%20Homework%202.pdf>

6. (i) For the following values of A and B, compute A+B and A-B. Note that both are denoted using 2's complement notation:

- a. A = 0111 and B = 0011
- b. A = 1110 and B = 1101
- c. A = 1110 and B = 0011
- d. A = 0011 and B = 1110

(ii) Propose a logic to detect Overflow in 2's Complement Addition.

Ans:

(i)

$$6(a) \begin{array}{r} 0\ 0\ 1\ 1\ 1 \\ + 0\ 0\ 1\ 1 \\ \hline 1\ 0\ 1\ 0 \end{array} \quad \text{Overflow!} \Rightarrow \quad \begin{array}{r} 0\ 0\ 1\ 1\ 1 \\ + 0\ 0\ 1\ 1\ 1 \\ \hline 0\ 1\ 0\ 1\ 0 \end{array}$$

$$0111 - 0011 = 0111 + (-0011)$$

$-0011 = 2^{\text{'s complement}}$ of 0011

$$0011 \rightarrow 1100$$

$$\begin{array}{r} + 1 \\ \hline 1101 \end{array} \leftarrow 2^{\text{'s complement}} \text{ of } 0011$$

$$\begin{array}{r} 1\ 1\ 1 \\ 0\ 1\ 1\ 1 \\ + 1\ 1\ 0\ 1 \\ \hline 0\ 1\ 0\ 0 \end{array} \quad \text{No overflow.}$$

$$6(b) \quad \begin{array}{r} 1\ 1\ 1\ 0 \\ + 1\ 1\ 0\ 1 \\ \hline 1\ 0\ 1\ 1 \end{array} \quad \text{No overflow!}$$

$$1101 \rightarrow 0011 \quad (2^{\text{'s complement}})$$

$$\begin{array}{r} 1\ 1\ 1\ 0 \\ + 0\ 0\ 1\ 1 \\ \hline 0\ 0\ 0\ 1 \end{array} \quad \text{No overflow!}$$

6(c)

| | |
|--|--|
| $\begin{array}{r} 1\ 1\ 1\ 0 \\ + 0\ 0\ 1\ 1 \\ \hline 0\ 0\ 0\ 1 \end{array} \quad \text{No overflow!}$ | $\begin{array}{r} 1\ 1\ 1\ 0 \\ + 1\ 1\ 0\ 1 \\ \hline 1\ 0\ 1\ 1 \end{array} \quad \text{No overflow!}$ |
|--|--|

6d)

$$\begin{array}{r}
 1 \ 1 \ 1 \\
 0 0 1 1 \\
 + 1 1 1 0 \\
 \hline
 0 0 0 1
 \end{array}$$

No overflow

$$\begin{array}{r}
 0 0 1 1 \\
 + 0 0 1 0 \\
 \hline
 0 1 0 1
 \end{array}$$

No overflow

(ii) Circuit to detect overflow:

If suppose we have to add two numbers in binary of "n" bits each, A + B i.e., and let the MSBs for the Summands be An & Bn and the MSB of SUM be Sn

Now, overflow occurs during the following conditions:

1. Two negative numbers are added and an answer comes positive or
2. Two positive numbers are added and an answer comes as negative

Summarizing in a table:

| An | Bn | Sn | Overflow |
|----|----|----|----------|
| 0 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 |
| 0 | 1 | x | 0 |
| 1 | 0 | x | 0 |

7.

(a) $0.2 = 0.001100110011\dots$

$0.1 = 0.0001100110011\dots$

$0.3 = 0.01001100110011\dots$

(i) $0.2 = 0.00110$ (5-bits)
 $0.2 = 0.001100$ (6-bits)

(ii) $0.1 = 0.00011$ (5b)
 $0.1 = 0.000110$ (6b)

(iii) $0.3 = 0.01001$ (5b)
 $0.3 = 0.010011$ (5b)

(b) $0.2 + 0.1 = 0.3$ (decimal)

(i) 0.00110

+ 0.00011

0.01001

(ii) 0.001100

+ 0.000110

0.010010

(c) Comparison:

(i) 0.3 (5b) = 0.01001
 0.3 (b-(i)) = **0.01001**

Found Equal \Rightarrow No error

(ii) 0.3 (5b) = 0.010011
 0.3 (b-(i)) = **0.010010**

Found Unequal \Rightarrow Error!

Explanation:

- Even though we might assume the decimal arithmetic operations will fetch exactly the same result in computer binary, there is a high probability of error in the final results, which depends on the precision limitations of the hardware, such as the size of the register used to represent the result.
- If a 5-bit register were only used, we would not have observed any errors as compared to the use of 6-bit register.
- This experiment can be extended to various data structures used in programming machines, such as float or double, where the selection of different datatypes will have different implications.