

Tutorial 2

CSE 112 Computer Organization

Topic:

We will analyze a subset of R-type instructions available in the RISC-V ISA

Semantic	Explanation
add rd, rs1, rs2	Add Add the content of the rs1 and rs2 and store the result in rd. $rd = rs1 + rs2$
sub rd, rs1, rs2	Subtract Two's complement subtraction. $rd = rs1 - rs2$.
sll rd, rs1, rs2	Shift left logical $rd = rs1 \ll \text{unsigned}(rs2[4:0])$ Left shift rs1 by the value in lower 5 bits of rs2.
Note: Appending zeros at required places is called logical shift.	
slt rd, rs1, rs2	Set if less than $rd=1$. only if $\text{signed}(rs1) < \text{signed}(rs2)$
Note: Here we treat the register content of rs1, rs2 as signed integers.	
sltu rd, rs1, rs2	Set if less than unsigned $rd=1$. Only if $\text{unsigned}(rs1) < \text{unsigned}(rs2)$
Note: Here we treat the register content of rs1, rs2 as unsigned integers.	
xor rd, rs1, rs2	Bitwise Xor $rd=rs1 \oplus rs2$
srl rd, rs1, rs2	Shift right logical $rd=rs1 \ll \text{unsigned}(rs2[4:0])$ Left shift rs1 by the value in lower 5 bits of rs2.
Note: Here no sign is preserved.	
or rd, rs1, rs2	Bitwise Or $rd=rs1 rs2$
and rd, rs1, rs2	Bitwise And $rd=rs1 \& rs2$

R-type instruction:

Format:

funct7	rs2	rs1	funct3	rd	opcode
[31:25]	[24:20]	[19:15]	[14:12]	[11:7]	[6:0]

funct7	rs2	rs1	funct3	rd	opcode	Instruction
[31:25]	[24:20]	[19:15]	[14:12]	[11:7]	[6:0]	
0000000			000		0110011	add
0100000			000		0110011	sub
0000000			001		0110011	sll
0000000			010		0110011	slt
0000000			011		0110011	sltu
0000000			100		0110011	xor
0000000			101		0110011	srl
0000000			110		0110011	or
0000000			111		0110011	and

Note: All registers in the above-mentioned ISA are 32-bit. Furthermore, the register “zero” is hardwired to **zero**. Any read from this register provides zero; the write to this will remain unaffected.

Q1. What is an ISA?

Q2. The table is a subset of R-type Instructions available in the RISC-V ISA. We need to answer the questions below.

1. How many registers are there in the ISA per the mentioned R-type subset?
2. What is the minimum and maximum signed and unsigned value that can be stored in any register?
3. How many unique operations are possible in the mentioned R-type subset of RISC-V?
4. What is the size of each instruction in bits?
5. What is the role of funct3 and funct7 and opcode in each mentioned instruction type?
6. Why do “add” and “sub” have different **func7** and the rest have the same value of **funct3**?
7. What are the drawbacks and benefits of having more number of addressable registers as per ISA?
8. Which logical or bitwise operation would you like to add as a custom instruction in ISA?

9. Find value of r3 after the execution of **every** below mentioned instruction

- a. r1=0x0000_0000; r2=0x8000_0000;
 - i. add r3, r2, **zero**
 - ii. add **zero**, r1, **zero**
 - iii. add r3, r2, r1
- b. r1=0x8000_0000; r2=0x8000_0000;
 - i. add r3, r2, r1
- c. r1=0x8000_0000; r2=0x8000_0001;
 - i. sub r3 r2, r1
- d. r1=0x0000_0030; r2=0x0000_0040;
 - i. sub r3 r2, r1
- e. r1=0x0002_0701; r2=0x0000_0010;
 - i. sll r3, r1, r2
- f. r1=0x0002_0701; r2=0x0000_000A;
 - i. sll r3, r1, r2
- g. r1=0x8000_0000; r2=0x8000_0001;
 - i. slt r3, r2, r1
 - ii. slt r3, r1, r2
- h. r1=0x8000_0000; r2=0x8000_0001;
 - i. sltu r3, r2, r1
 - ii. sltu r3, r1, r2
- i. r1=0xC0C_0000; r2=0xC0C0_0101;
 - i. xor r3, r2, r1
- j. r1=0x0002_0701; r2=0x0000_000A;
 - i. srl r3, r1, r2
- k. r1=0xC0C_0000; r2=0xC0C0_0101;
 - i. or r3, r2, r1
- l. r1=0xC0C_0000; r2=0xC0C0_0101;
 - i. and r3, r2, r1

Note: The notation “0x0_” represents the alphabets trailing the “x” characters are hexadecimal and “_” is added just to improve the readability.