

## Tutorial 5

### CSE 112 Computer Organization

#### 1. ISA description:

The instructions supported by an ISA are mentioned in the table below. The ISA has 32 general-purpose registers: x0 to x31. And, the register x0 is hard-wired to zero.

Name	Semantics	Syntax
Add	Performs $\text{reg1} = \text{reg2} + \text{reg3}$	<code>add reg1, reg2, reg3</code>
Sub	Performs $\text{reg1} = \text{reg2} - \text{reg3}$	<code>sub reg1, reg2, reg3</code>
Branch if equal	Branch or $\text{PC} = \text{PC} + \text{sext}(\{\text{imm}[12:1], 1'b0\})$ if $\text{sext}(\text{rs1}) == \text{sext}(\text{rs2})$	<code>beq reg1, reg2, imm[12:1]</code>
Branch if not equal	Branch or $\text{PC} = \text{PC} + \text{sext}(\{\text{imm}[12:1], 1'b0\})$ if $\text{sext}(\text{rs1}) \neq \text{sext}(\text{rs2})$	<code>bne reg1, reg2, imm[12:1]</code>
Add Immediate	Perform $\text{reg1} = \text{reg2} + \text{sext}(\text{imm}[11:0])$	<code>addi reg1, reg2, imm[11:0]</code>

**Programming example:** suppose there is a need to compute  $1 + 2$  using the ISA described above, then this might be done as follows:

```
addi x1, x0, #1
addi x2, x0, #2
add x2, x2, x1
```

Using the ISA described above, write the assembly code for the following problems:

- A. Store 10 and 5 in registers x1 and x2. Check whether they are equal or not. If they are equal, then write 1 to register x3, else write 0 to register x3.
- B. Store 10 and 5 in registers x1 and x2. Multiply them. Write the product to register x3.
- C. Store X to register x1. Find the sum of all whole numbers till the value store in register x1. Store the sum in register x2. Given that X is a constant positive integer,  $X = 2$ , then  $x1 = 2$ ,  $x2 = 1+2 = 3$

You may also use labels in your code to refer to instruction locations.

[Hint: First, try to write the code as an algorithm instead of directly writing in the assembly]

2.

- A. Trace the execution of the following assembly program, which has been written using the instructions described in Q1. Assume every instruction can be completed in one clock cycle each. Write down the state of all the registers being used *after* the execution of each instruction. Also, trace the current program counter accordingly. Answer by filling in the table [given at the end of the question]. If the program ends, fill all the cells in the next row with END [PC increases by 1].

0 addi x1,x0, #2

1 addi x2,x0, #0

2 addi x3,x0, #1

```

3 addi x4,x0, #1
4 beq x0, x1 loop_exit
5 loop: add x2, x3, x2
6 add x3, x4,x3
7 sub x1, x1, x4
8 bneq x0, x1 loop
9 loop_exit: beq x0, x0 0

```

- B. Assuming all instructions are executed in 1 clock cycle and the frequency of the processor is 1GHz, what is the total execution time of the program?**
- C. Suppose add, sub instructions take 1 clock cycle; beq, bneq take 2 clock cycles, and addi takes 3 clock cycles to execute, and the processor frequency is increased to 2 GHz. What is the execution time now? Is it a gain or a loss in execution time when compared to part B?**

Clock Cycle	PC	x1	x2	x3	x4
0					
1					
2					
...	...	...	...	...	...

**3. Suppose we decide to come up with a new assembly syntax for the same ISA. In the new syntax, the order of operands is different. The change is only done to the assembly syntax. The ISA is the same, i.e., the machine code syntax is the same. An example of add instruction in both the syntaxes is given below:**

Old syntax assembly: add r1,r2, r3  
(semantically  $r1 = r2 + r3$ )

Old syntax machine code: 000 01 10 11

New syntax assembly: add r3, r2, r1  
(semantically  $r1 = r2 + r3$ )

New syntax machine code: 000 01 10 11

- A. Would such a change in assembly syntax require changing the processor hardware? Why, why not?**
- B. Would such a change in assembly syntax require a change in the assembler? Why, why not?**
- C. If a compiled program (machine code) is given to you, can you tell which syntax the programmer used to write the code? If yes, how? If not, why?**