

CSE 112: Computer Organization

Instructor: Sujay Deb

Lecture 10



INDRAPRASTHA INSTITUTE of
INFORMATION TECHNOLOGY
DELHI



Single-Cycle RISC-V Processor

Example Program


- Design datapath
- View example program executing

Example Program:

Address	Instruction	Type	Fields					Machine Language	
0x1000	l7: lw x6, -4(x9)	I	imm _{11:0} 111111111100	rs1 01001	f3 010	rd 00110	op 0000011	FFC4A303	
0x1004	sw x6, 8(x9)	S	imm _{11:5} 0000000	rs2 00110	rs1 01001	f3 010	imm _{4:0} 01000	op 0100011	0064A423
0x1008	or x4, x5, x6	R	funct7 0000000	rs2 00110	rs1 00101	f3 110	rd 00100	op 0110011	0062E233
0x100C	beq x4, x4, l7	B	imm _{12,10:5} 1111111	rs2 00100	rs1 00100	f3 000	imm _{4:1,11} 10101	op 1100011	FE420AE3


Single-Cycle RISC-V Processor

- **Datapath:** start with `lw` instruction
- **Example:** `lw x6, -4(x9)`
`lw rd, imm(rs1)`



Single-Cycle Datapath: lw fetch


STEP 1: Fetch instruction



Address	Instruction	Type	Fields	Machine Language
0x1000	l7: lw x6, -4 (x9)	I	imm _{11:0} : 111111111100 rs1: 01001 f3: 010 rd: 00110	op: 0000011 FFC4A303

Single-Cycle Datapath: lw Reg Read


STEP 2: Read source operand (**rs1**) from RF



Address	Instruction	Type	Fields	Machine Language
0x1000	L7: lw x6, -4 (x9)	I	$\text{imm}_{11:0}$ 111111111100 rs1 01001 $f3$ 010 rd 00110 op 0000011	FFC4A303

Single-Cycle Datapath: lw Immediate

STEP 3: Extend the immediate




Address	Instruction	Type	Fields	Machine Language
<code>0x1000</code>	<code>I7: lw x6, -4 (x9)</code>	<code>I</code>	<code>imm_{11:0}</code> 111111111110 <code>rs1</code> 01001 <code>f3</code> 010 <code>rd</code> 00110 <code>op</code> 0000011	<code>FFC4A303</code>

Single-Cycle Datapath: lw Address

STEP 4: Compute the memory address


ALUControl _{2:0}	Function
000	add
001	subtract
010	and
011	or
101	SLT



Address	Instruction	Type	Fields	Machine Language
0x1000	L7: <code>lw x6, -4(x9)</code>	I	<code>imm_{11:0}</code> 111111111100 <code>rs1</code> 01001 <code>f3</code> 010 <code>rd</code> 00110 <code>op</code> 0000011 FFC4A303	

Single-Cycle Datapath: lw Mem Read


STEP 5: Read data from memory and write it back to register file



Address	Instruction	Type	Fields	Machine Language
0x1000	I7: lw x6, -4 (x9)	I	imm _{11:0} : 111111111100 rs1: 01001 f3: 010 rd: 00110 op: 0000011	FFC4A303

Single-Cycle Datapath: PC Increment

STEP 6: Determine address of next instruction




Address	Instruction	Type	Fields	Machine Language
0x1000	l7: lw x6, -4 (x9)	I	imm _{11:0} rs1 f3 rd op	111111111100 01001 010 00110 0000011 FFC4A303

Single-Cycle Datapath: Other Instructions

Single-Cycle Datapath: sw

- **Immediate:** now in {instr[31:25], instr[11:7]}
- **Add control signals:** ImmSrc, MemWrite




Address	Instruction	Type	Fields						Machine Language
0x1004	sw x6, 8 (x9)	S	imm _{11:5} 0000000	rs2 00110	rs1 01001	f3 010	imm _{4:0} 01000	op 0100011	0064A423


Single-Cycle Datapath: Immediate

ImmSrc	ImmExt	Instruction Type
0	$\{{20\{instr[31]\}}, \text{instr}[31:20]\}$	I-Type
1	$\{{20\{instr[31]\}}, \text{instr}[31:25], \text{instr}[11:7]\}$	S-Type

I-Type




S-Type



Single-Cycle Datapath: R-type

- Read from **rs1** and **rs2** (instead of imm)
- Write *ALUResult* to **rd**




Address	Instruction	Type	Fields							Machine Language	
0x1008	or x4, x5, x6	R	funct7 0000000	rs2 00110	rs1 00101	f3 110	rd 00100	op 0110011		0062E233	

Class Interaction # 12



Single-Cycle Datapath: beq

Calculate **target address**: PCTarget = PC + imm



Address	Instruction	Type	Fields	Machine Language
0x100C	beq x4, x4, L7	B	imm _{12,10:5} rs2 rs1 f3 imm _{4:1,11} op	1111111 00100 00100 000 10101 1100011 FE420AE3