

CSE 112: Computer Organization

Instructor: Sujay Deb

Lecture 9



INDRAPRASTHA INSTITUTE *of*
INFORMATION TECHNOLOGY
DELHI



Single-Cycle RISC-V Processor

Single-Cycle RISC-V Processor

- Datapath
- Control

Example Program

- Design datapath
- View example program executing

Example Program:


| Address | Instruction | Type | Fields | | | | | Machine Language | |
|---------|-------------------|------|------------------------|-----|-----|----|-----------------------|------------------|------------------|
| 0x1000 | L7: lw x6, -4(x9) | I | imm _{11:0} | rs1 | f3 | rd | op | 0000011 | FFC4A303 |
| 0x1004 | sw x6, 8(x9) | S | imm _{11:5} | rs2 | rs1 | f3 | imm _{4:0} | op | 0100011 0064A423 |
| 0x1008 | or x4, x5, x6 | R | funct7 | rs2 | rs1 | f3 | rd | op | 0110011 0062E233 |
| 0x100C | beq x4, x4, L7 | B | imm _{12,10:5} | rs2 | rs1 | f3 | imm _{4:1,11} | op | 1100011 FE420AE3 |

Single-Cycle RISC-V Processor

- **Datapath:** start with `lw` instruction


- **Example:** `lw x6, -4(x9)`
`lw rd, imm(rs1)`

I-Type




Single-Cycle Datapath: lw fetch

STEP 1: Fetch instruction




Single-Cycle Datapath: lw Reg Read

STEP 2: Read source operand (**rs1**) from RF




Single-Cycle Datapath: lw Immediate

STEP 3: Extend the immediate



Single-Cycle Datapath: lw Address

STEP 4: Compute the memory address




| ALUControl _{2:0} | Function |
|---------------------------|----------|
| 000 | add |
| 001 | subtract |
| 010 | and |
| 011 | or |
| 101 | SLT |

| Address | Instruction | Type | Fields | Machine Language | | | | | | | | | | |
|---------------------|-------------------|------|---|---------------------|-----|----|----|----|---------------|-------|-----|-------|---------|----------|
| 0x1000 | L7: lw x6, -4(x9) | I | <table><tr><td>imm_{11:0}</td><td>rs1</td><td>f3</td><td>rd</td><td>op</td></tr><tr><td>1111111111100</td><td>01001</td><td>010</td><td>00110</td><td>0000011</td></tr></table> | imm _{11:0} | rs1 | f3 | rd | op | 1111111111100 | 01001 | 010 | 00110 | 0000011 | FFC4A303 |
| imm _{11:0} | rs1 | f3 | rd | op | | | | | | | | | | |
| 1111111111100 | 01001 | 010 | 00110 | 0000011 | | | | | | | | | | |


Single-Cycle Datapath: lw Mem Read

STEP 5: Read data from memory and write it back to register file



| Address | Instruction | Type | Fields | | | | Machine Language | |
|---------|-------------------|------|---------------------------|------------|-----------|-----------|------------------|----------|
| | | | imm_{11:0} | rs1 | f3 | rd | op | |
| 0x1000 | L7: lw x6, -4(x9) | I | 111111111100 | 01001 | 010 | 00110 | 0000011 | FFC4A303 |

STEP 6: Determine address of next instruction



Class Interaction #11

