

CSE 112: Computer Organization

Instructor: Sujay Deb

Lecture 13



INDRAPRASTHA INSTITUTE of
INFORMATION TECHNOLOGY
DELHI



Single-Cycle RISC-V Processor

Example Program


- Design datapath
- View example program executing

Example Program:

Address	Instruction	Type	Fields						Machine Language	
0x1000	l7: lw x6, -4(x9)	I	imm _{11:0} 111111111100	rs1 01001	f3 010	rd 00110	op 0000011	FFC4A303		
0x1004	sw x6, 8(x9)	S	imm _{11:5} 0000000	rs2 00110	rs1 01001	f3 010	imm _{4:0} 01000	op 0100011	0064A423	
0x1008	or x4, x5, x6	R	funct7 0000000	rs2 00110	rs1 00101	f3 110	rd 00100	op 0110011	0062E233	
0x100C	beq x4, x4, l7	B	imm _{12,10:5} 1111111	rs2 00100	rs1 00100	f3 000	imm _{4:1,11} 10101	op 1100011	FE420AE3	

Single-Cycle Datapath: PC Increment

STEP 6: Determine address of next instruction




Address	Instruction	Type	Fields	Machine Language
0x1000	L7: lw x6, -4(x9)	I	imm _{11:0} rs1 f3 rd op	111111111100 01001 010 00110 0000011 FFC4A303

Single-Cycle Datapath: Other Instructions

Single-Cycle Datapath: sw

- **Immediate:** now in {instr[31:25], instr[11:7]}
- **Add control signals:** ImmSrc, MemWrite




Address	Instruction	Type	Fields					Machine Language	
0x1004	sw x6, 8 (x9)	S	<code>imm_{11:5}</code> 0000000	<code>rs2</code> 00110	<code>rs1</code> 01001	<code>f3</code> 010	<code>imm_{4:0}</code> 01000	<code>op</code> 0100011	0064A423


Single-Cycle Datapath: Immediate

ImmSrc	ImmExt	Instruction Type
0	$\{{\{20\{instr[31]\}}}, \text{instr[31:20]}$	I-Type
1	$\{{\{20\{instr[31]\}}}, \text{instr[31:25]}, \text{instr[11:7]}$	S-Type

I-Type




S-Type



Single-Cycle Datapath: R-type


- Read from **rs1** and **rs2** (instead of imm)
- Write *ALUResult* to **rd**



Address	Instruction	Type	Fields							Machine Language	
0x1008	or x4, x5, x6	R	funct7 0000000	rs2 00110	rs1 00101	f3 110	rd 00100	op 0110011		0062E233	

Single-Cycle Datapath: beq

Calculate **target address**: PCTarget = PC + imm




Address	Instruction	Type	Fields	Machine Language
0x100C	beq x4, x4, L7	B	imm _{12,10:5} rs2 rs1 f3 imm _{4:1,11} op	1111111 00100 00100 000 10101 1100011 FE420AE3


Single-Cycle Datapath: ImmExt

ImmSrc _{1:0}	ImmExt	Instruction Type
00	$\{{\{20\{instr[31]\}}}, \text{instr[31:20]}$	I-Type
01	$\{{\{20\{instr[31]\}}}, \text{instr[31:25]}, \text{instr[11:7]}$	S-Type
10	$\{{\{19\{instr[31]\}}}, \text{instr[31]}, \text{instr[7]}, \text{instr[30:25]}, \text{instr[11:8]}, 1'b0\}$	B-Type


I-Type




S-Type



B-Type




Single-Cycle RISC-V Processor




Single-Cycle Control

Single-Cycle Control

High-Level View




Low-Level View




Single-Cycle Control: Main Decoder

op	Instr.	RegWrite	ImmSrc	ALUSrc	MemWrite	ResultSrc	Branch	ALUOp
3	lw							
35	sw							
51	R-type							
99	beq							




Review: ALU

ALUControl _{2:0}	Function
000	add
001	subtract
010	and
011	or
101	SLT




Review: ALU

$ALUControl_{2:0}$	Function
000	add
001	subtract
010	and
011	or
101	SLT




Single-Cycle Control: ALU Decoder




Single-Cycle Control: ALU Decoder

$ALUOp$	$funct3$	$op_5, funct7_5$	Instruction	$ALUControl_{2:0}$
00	x	x	lw, sw	000 (add)
01	x	x	beq	001 (subtract)
10	000	00, 01, 10	add	000 (add)
	000	11	sub	001 (subtract)
	010	x	slt	101 (set less than)
	110	x	or	011 (or)
	111	x	and	010 (and)



Example: and

op	Instruct	RegWrite	ImmSrc	ALUSrc	MemWrite	ResultSrc	Branch	ALUOp
51	R-type	1	XX	0	0	0	0	10



Extending the Single-Cycle Processor

Extended Functionality: I-Type ALU

Enhance the single-cycle processor to handle **I-Type ALU instructions**: addi, andi, ori, and slti


- Similar to R-type instructions
- But second source comes from immediate
- Change **ALUSrc** to select the immediate
- And **ImmSrc** to pick the correct immediate

Extended Functionality: I-Type ALU

op	Instruct.	RegWrite	ImmSrc	ALUSrc	MemWrite	ResultSrc	Branch	ALUOp
3	lw	1	00	1	0	1	0	00
35	sw	0	01	1	1	X	0	00
51	R-type	1	XX	0	0	0	0	10
99	beq	0	10	0	0	X	1	01
19	I-type	1	00	1	0	0	0	10

Extended Functionality: addi

op	Instruct.	RegWrite	ImmSrc	ALUSrc	MemWrite	ResultSrc	Branch	ALUOp
19	I-type	1	00	1	0	0	0	10




Extended Functionality: jal

Enhance the single-cycle processor to handle jal





- **Similar to beq**
- But jump is **always taken**
 - PCSrc should be 1
- **Immediate format** is different
 - Need a new *ImmSrc* of 11
- And jal must **compute PC+4** and **store in rd**
 - Take PC+4 from adder through ResultMux

Extended Functionality: jal



Extended Functionality: *ImmExt*

ImmSrc _{1:0}	ImmExt	Instruction Type
00	$\{\{20\{\text{instr}[31]\}\}, \text{instr}[31:20]\}$	I-Type
01	$\{\{20\{\text{instr}[31]\}\}, \text{instr}[31:25], \text{instr}[11:7]\}$	S-Type
10	$\{\{19\{\text{instr}[31]\}\}, \text{instr}[31], \text{instr}[7], \text{instr}[30:25], \text{instr}[11:8], 1'b0\}$	B-Type
11	$\{\{12\{\text{instr}[31]\}\}, \text{instr}[19:12], \text{instr}[20], \text{instr}[30:21], 1'b0\}$	J-Type




Extended Functionality: jal

op	Instruct.	RegWrite	ImmSrc	ALUSrc	MemWrite	ResultSrc	Branch	ALUOp	Jump
3	lw	1	00	1	0	01	0	00	0
35	sw	0	01	1	1	XX	0	00	0
51	R-type	1	XX	0	0	00	0	10	0
99	beq	0	10	0	0	XX	1	01	0
19	I-type	1	00	1	0	00	0	10	0
111	jal	1	11	X	0	10	0	XX	1

Extended Functionality: jal

op	Instruct.	RegWrite	ImmSrc	ALUSrc	MemWrite	ResultSrc	Branch	ALUOp	Jump
111	jal	1	11	X	0	10	0	XX	1




Processor Performance

Program Execution Time

$$\begin{aligned} &= (\text{\#instructions})(\text{cycles/instruction})(\text{seconds/cycle}) \\ &= \# \text{ instructions} \times \text{CPI} \times T_C \end{aligned}$$

Single-Cycle Processor Performance



T_C limited by critical path (1w)

Single-Cycle Processor Performance

- Single-cycle critical path:

$$T_{c_single} = t_{pcq_PC} + t_{mem} + \max[t_{RFread}, t_{dec} + t_{ext} + t_{mux}] + t_{ALU} + t_{mem} + t_{mux} + t_{RFsetup}$$

- Typically, limiting paths are:

- memory, ALU, register file

- So,
$$\begin{aligned} T_{c_single} &= t_{pcq_PC} + t_{mem} + t_{RFread} + t_{ALU} + t_{mem} + t_{mux} + t_{RFsetup} \\ &= t_{pcq_PC} + 2t_{mem} + t_{RFread} + t_{ALU} + t_{mux} + t_{RFsetup} \end{aligned}$$

Single-Cycle Performance Example

Element	Parameter	Delay (ps)
Register clock-to-Q	t_{pcq_PC}	40
Register setup	t_{setup}	50
Multiplexer	t_{mux}	30
AND-OR gate	$t_{\text{AND-OR}}$	20
ALU	t_{ALU}	120
Decoder (Control Unit)	t_{dec}	25
Extend unit	t_{ext}	35
Memory read	t_{mem}	200
Register file read	$t_{RF\text{read}}$	100
Register file setup	$t_{RF\text{setup}}$	60

$$\begin{aligned}T_{c_single} &= t_{pcq_PC} + 2t_{\text{mem}} + t_{RF\text{read}} + t_{\text{ALU}} + t_{\text{mux}} + t_{RF\text{setup}} \\&= (40 + 2*200 + 100 + 120 + 30 + 60) \text{ ps} = \mathbf{750 \text{ ps}}\end{aligned}$$

Single-Cycle Performance Example

Program with 100 billion instructions:

$$\begin{aligned}\text{Execution Time} &= \# \text{ instructions} \times \text{CPI} \times T_C \\ &= (100 \times 10^9)(1)(750 \times 10^{-12} \text{ s}) \\ &= \text{75 seconds}\end{aligned}$$

Class Interaction # 15

