



**OPEN**  
Compute Project

# Caliptra Integration Specification

V0.5

## **CONTRIBUTORS**

Caliptra Consortium

## REVISION HISTORY

Date	Revision #	Description
6/20/2022	V0.1	Initial draft
	V0.5	<b>TARGET DATE:</b> End of July'22 You will see TODOs that will be addressed by this time

## Table of Contents

1 Scope	8
2 Overview	8
2.1 Acronyms and Abbreviations	8
2.2 Requirements Terminology	8
2.3 References / Related Specifications	8
3 Synopsys DC Data	9
4 DFT	9
5 Clock Gating	9
6 Block Diagram	9
6.1 Passive vs Active Profile	10
7 SOC Interface	10
7.1 Integration Parameters	10
7.2 Interface	10
7.3 Architectural Registers (SOC facing)	13
7.4 Fuses	13
7.5 Interface Rules	14
7.5.1 APB arbitration	14
7.5.2 Undefined address accesses	14
7.5.3 Undefined mailbox usages	14
7.5.4 Straps	14
7.5.5 Deobfuscation Key	14
8 Boot	14
8.1.1 Boot FSM	14
9 SOC Mailbox	15
9.1.1 Block Diagram	16
9.1.2 SoC Interface	16
9.1.3 Mailbox	16
9.1.4 Sender Protocol	18

9.1.5 Receiver Protocol	20
9.1.6 Mailbox Arbitration	21
9.1.7 PAUSER_ATTRRIBUTE_REGISTERS	21
9.1.8 Caliptra Mailbox Protocol	21
10 SRAM Implementation	<b>21</b>
10.1 Overview	21
10.2 RISC-V Internal Memory Export	21
10.3 SRAM timing behavior	22
10.4 SRAM parameterization	22
11 Caliptra Subsystem	<b>22</b>
12 FAQ	<b>23</b>
13 LINT Rules	<b>23</b>
13.1.1 Recommended LINT Rules	23

## Table of Figures

Figure 2: Caliptra Block Diagram	8
Figure 3: Mailbox Boot FSM State Diagram	14
Figure 4: SoC Mailbox Block Diagram	15
Figure 5: Sender protocol flow chart	18
Figure 6: Receiver protocol flowchart	19
Figure 7: SRAM Interface Timing	21
Figure 8: Caliptra Subsystem Block Diagram	22

## Table of Tables

<b>1 Scope</b>	<b>8</b>
<b>2 Overview</b>	<b>8</b>
2.1 Acronyms and Abbreviations	8
2.2 Requirements Terminology	8
2.3 References / Related Specifications	8
<b>3 Synopsys DC Data</b>	<b>9</b>
<b>4 DFT</b>	<b>9</b>
<b>5 Clock Gating</b>	<b>9</b>
<b>6 Block Diagram</b>	<b>9</b>
6.1 Passive vs Active Profile	10
<b>7 SOC Interface</b>	<b>10</b>
7.1 Integration Parameters	10
7.2 Interface	10
7.3 Architectural Registers (SOC facing)	13
7.4 Fuses	13
7.5 Interface Rules	14
7.5.1 APB arbitration	14
7.5.2 Undefined address accesses	14
7.5.3 Undefined mailbox usages	14
7.5.4 Straps	14
7.5.5 Deobfuscation Key	14
<b>8 Boot</b>	<b>14</b>
8.1.1 Boot FSM	14
<b>9 SOC Mailbox</b>	<b>15</b>
9.1.1 Block Diagram	16
9.1.2 SoC Interface	16
9.1.3 Mailbox	16
9.1.4 Sender Protocol	18

9.1.5 Receiver Protocol	20
9.1.6 Mailbox Arbitration	21
9.1.7 PAUSER_ATTRRIBUTE_REGISTERS	21
9.1.8 Caliptra Mailbox Protocol	21
<b>10 SRAM Implementation</b>	<b>21</b>
10.1 Overview	21
10.2 RISC-V Internal Memory Export	21
10.3 SRAM timing behavior	22
10.4 SRAM parameterization	22
<b>11 Caliptra Subsystem</b>	<b>22</b>
<b>12 FAQ</b>	<b>23</b>
<b>13 LINT Rules</b>	<b>23</b>
13.1.1 Recommended LINT Rules	23



## 1 Scope

The objective of this document is to describe the Caliptra hardware implementation requirements and details, and any pertinent release notes. This document is intended for a high-level overview of the IP used in Caliptra.

This document is not intended for any micro-architectural design specifications. Detailed information on each of the IP components are shared in individual documents, where applicable.

## 2 Overview

This document contains high level information on the Caliptra HW design. The details include open-source IP information, configuration settings for open-source IP (if applicable) and IP written specifically for Caliptra.

### 2.1 Acronyms and Abbreviations

For the purposes of this document, the following abbreviations apply:

*Table 1: Acronyms and Abbreviations*

Abbreviation	Description
<b>AHB</b>	AMBA Advanced High-Performance Bus
<b>APB</b>	AMBA Advanced Peripheral Bus
<b>AES</b>	Advanced Encryption Standard
<b>ECC</b>	Elliptic Curve Cryptography
<b>RISC</b>	Reduced Instruction Set Computer
<b>SHA</b>	Secure Hashing Algorithm
<b>SPI</b>	Serial Peripheral Interface
<b>UART</b>	Universal Asynchronous Receiver Transmitter

### 2.2 Requirements Terminology

The key words "MUST", "MUST NOT", "REQUIRED", "SHALL", "SHALL NOT", "SHOULD", "SHOULD NOT", "RECOMMENDED", "NOT RECOMMENDED", "MAY", and "OPTIONAL" in this document are to be interpreted as described in [BCP 14] [RFC2119] [RFC8174] when, and only when, they appear in all capitals, as shown here.

### 2.3 References / Related Specifications

The blocks described in this document are either obtained from open-source GitHub repositories, developed from scratch, or modification of open-source implementations. Links to relevant documentation and GitHub sources will be shared in this section.

Table 2: Related Specifications

IP/Block	GitHub URL	Documentation	Link
<b>Cores-VeeR</b>	<a href="https://github.com/chipsalliance/Cores-VeeR-EL2">GitHub - chipsalliance/Cores-VeeR-EL2</a>	VeeR EL2 Programmer's Reference Manual	<a href="https://github.com/chipsalliance/Cores-VeeR-EL2/blob/master/docs/veer_el2_programmer_reference_manual.pdf">chipsalliance/Cores-VeeR-EL2 · GitHubPDF</a>
<b>AHB Lite Bus</b>	<a href="https://github.com/agnacio/ahb_lite_bus">agnacio/ahb_lite_bus: AHB Bus lite v3.0 (github.com)</a>	AHB Lite Protocol	<a href="https://github.com/agnacio/ahb_lite_bus/blob/master/docs/ahb_lite_bus_docs_at_master.png">ahb_lite_bus/docs at master · agnacio/ahb_lite_bus (github.com)</a>
		<a href="#">Figure 2</a>	<a href="https://github.com/agnacio/ahb_lite_bus/blob/master/diagram/ahb_bus.png">ahb_lite_bus/diagram_ahb_bus.png at master · agnacio/ahb_lite_bus (github.com)</a>
<b>SHA 256</b>	<a href="https://github.com/secworks/sha256">secworks/sha256: Hardware implementation of the SHA-256 cryptographic hash function (github.com)</a>		
<b>SHA 512</b>			
<b>SPI Controller</b>	<a href="https://github.com/pulp-platform/axi_spi">https://github.com/pulp-pl atform/axi_spi master</a>		

### 3 DC Data

### 4 Block Diagram

Caliptra top-level block diagram is shown in the figure below.




Figure 1: Caliptra Block Diagram

#### 4.1 Boot Media Independent (Passive) vs Boot Media Integrated (Active) Profile

In passive profile, none of the IOs in the peripherals are active. This will be an integration time parameter passed to the HW which is exposed to ROM. Please see boot flows to see the difference in the HW/ROM behavior for passive profile vs active profile.

From SOC integration POV, peripheral IOs can be tied off appropriately for passive profile at SOC integration time.

## 5 SOC Interface

TODO 0p5: This is a WIP list

## 5.1 Block Diagram




Figure 3: SoC Interface Block Diagram

## 5.2 Integration Parameters

Table 3: Integration Parameters

Parameter Name	Width	Description
<b>APB_ADDR_WIDTH</b>	32	Width of the APB Address field. Default to 32.
<b>APB_DATA_WIDTH</b>	32	Width of the APB Data field Default to 32.

<b>APB_USER_REQ_WIDTH</b>	<TODO>	Width of the APB PAUSER field
<b>ENABLE_INTERNAL_TRNG</b>	1	Enable Internal TRNG. Default to 0. 1'b0: External TRNG Source 1'b1: Internal TRNG Source

### 5.3 Interface

Table 4: Interface Signals

Signal Name	Width	Driver	Synchronous (as viewed from Caliptra's boundary)	Description
<b>Clocks and Resets</b>				
<b>cptra_pwrgood</b>	1	Input	Asynchronous Assertion Synchronous deassertion to clk	Active high power good indicator de-assertion will hard reset Caliptra
<b>cptra_rst_b</b>	1	Input	Asynchronous Assertion Synchronous deassertion to clk	Active low asynchronous reset
<b>clk</b>	1	Input		Convergence & Validation done at 400MHz. All other frequencies are upto user.
<b>APB Interface</b>				
<b>PADDR</b>	32	Input	Synchronous to clk	Address bus
<b>PPROT</b>	3	Input	Synchronous to clk	Protection level
<b>PSEL</b>	1	Input	Synchronous to clk	Select line

<b>PENABLE</b>	1	Input	Synchronous to clk	Indicates the second and subsequent cycles
<b>PWRITE</b>	1	Input	Synchronous to clk	Indicates write access when high read when low
<b>PWDATA</b>	32	Input	Synchronous to clk	Write data bus
<b>PAUSER</b>	APB_USER_REQ_WIDTH	Input	Synchronous to clk	User request attributes
<b>PREADY</b>	1	Output	Synchronous to clk	Used to extend an APB transfer by completer
<b>PRDATA</b>	32	Output	Synchronous to clk	Read data bus
<b>PSLVERR</b>	1	Output	Synchronous to clk	Transfer error
<b>QSPI Interface</b>				
<b>qspi_clk_o</b>	1	Output		QSPI clock
<b>qspi_cs_no</b>	2	Output	Synchronous to qspi_clk_o	QSPI chip select
<b>qspi_d_io</b>	4	IO	Synchronous to qspi_clk_o	QSPI data lanes for transmitting opcode, address and receiving data
<b>Mailbox Notifications</b>				
<b>ready_for_fuses</b>	1	Output	Synchronous to clk	Indicates that Caliptra is ready for fuse programming
<b>ready_for_fw_push</b>	1	Output	Synchronous to clk	Indicates that Caliptra is ready for firmware
<b>ready_for_runtime</b>	1	Output	Synchronous to clk	Indicates that Caliptra FW is ready for RT flows
<b>mailbox_data_available</b>	1	Output	Synchronous to clk	Indicates that the mailbox has data for SoC to read (reflects the value of the register)

<b>mailbox_flow_done</b>	1	Output	Synchronous to clk	Indicates that the mailbox flow is complete (reflects the value of the register)
<b>SRAM Interface</b>				
<b>mbox_sram_cs</b>	1	Output	Synchronous to clk	Chip select for mbox SRAM
<b>mbox_sram_we</b>	1	Output	Synchronous to clk	Write enable for mbox SRAM
<b>mbox_sram_addr</b>	MBOX_ADDR_W	Output	Synchronous to clk	Addr lines for mbox SRAM
<b>mbox_sram_wdata</b>	MBOX_DATA_W	Output	Synchronous to clk	Write data for mbox SRAM
<b>mbox_sram_rdata</b>	MBOX_DATA_W	Input	Synchronous to clk	Read data for mbox SRAM
<b>imem_cs</b>	1	Output	Synchronous to clk	Chip select for imem SROM
<b>imem_addr</b>	IMEM_ADDR_WIDTH	Output	Synchronous to clk	Addr lines for imem SROM
<b>imem_rdata</b>	IMEM_DATA_WIDTH	Input	Synchronous to clk	Read data for imem SROM
<b>iccm_clken</b>	ICCM_NUM_BANKS	Input	Synchronous to clk	Per-bank clock enable
<b>iccm_wren_bank</b>	ICCM_NUM_BANKS	Input	Synchronous to clk	Per-bank write enable
<b>iccm_addr_bank</b>	ICCM_NUM_BANKS x (ICCM_BITS-4)	Input	Synchronous to clk	Per-bank address
<b>iccm_bank_wr_data</b>	ICCM_NUM_BANKS x 39	Input	Synchronous to clk	Per-bank input data

<b>iccm_bank_dout</b>	ICCM_NUM_BANKS x 39	Output	Synchronous to clk	Per-bank output data
			Synchronous to clk	
<b>dccm_clken</b>	DCCM_NUM_BANKS	Input	Synchronous to clk	Per-bank clock enable
<b>dccm_wren_bank</b>	DCCM_NUM_BANKS	Input	Synchronous to clk	Per-bank write enable
<b>dccm_addr_bank</b>	DCCM_NUM_BANKS x (DCCM_BITS-4)	Input	Synchronous to clk	Per-bank address
<b>dccm_wr_data_bank</b>	DCCM_NUM_BANKS x DCCM_DATA_WIDTH	Input	Synchronous to clk	Per-bank input data
<b>dccm_bank_dout</b>	DCCM_NUM_BANKS x DCCM_DATA_WIDTH	Output	Synchronous to clk	Per-bank output data
<b>JTag Interface</b>				
<b>jtag_tck</b>	1	input		
<b>jtag_tms</b>	1	input	Synchronous to tck	
<b>jtag_tdi</b>	1	input	Synchronous to tck	
<b>jtag_trst_n</b>	1	input	Async Deassertion Assertion Synchronous to tck	
<b>jtag_tdo</b>	1	output	Synchronous to tck	



Security and Misc Signals				
<b>CPTRA_OBF_KEY</b>	256	Input strap	Asynchronous	Obfuscation key to be driven by SOC at integration time (ideally just before tape-in and the knowledge of this key must be protected unless PUF is driving this). The key will be latched by Caliptra on caliptra powergood deassertion. It is cleared after its use and can only re-latched on a power cycle (powergood deassertion to assertion)
<b>SECURITY_STATE</b>	3	Input	Synchronous to clk	Security state that Caliptra should take (eg. Manufacturing, Secure, Unsecure etc.); Latched by Caliptra on powergood deassertion. Any time the state changes to debug mode, all keys/assets/secrets stored in fuses or key vault are cleared and cryptos are also flushed if they were being used.
<b>scan_mode</b>	1	Input	Synchronous to clk	Needs to be set before entering scan mode. This allows Caliptra to flush any assets/secrets present in key vault & flops if the transition is happening from secure state.
<b>GENERIC_INPUT_WIRES</b>	64	Input	Synchronous to clk	Placeholder of input wires for late binding features. These values are reflected into registers that are exposed to FW
<b>GENERIC_OUTPUT_WIRES</b>	64	Output	Synchronous to clk	Placeholder of output wires for late binding features. FW will be able to set the wires appropriately.
<b>CALIPTRA_ERROR_FATAL</b>	1	Output	Synchronous to clk	Indicates a fatal error from caliptra

<b>CALIPTRA_ERROR_NON_FATAL</b>	1	Output	Synchronous to clk	Indicates a non fatal error from caliptra
<b>BootFSM_BrkPoint</b>	1	Input Strap	Asynchronous	Stops the BootFSM to allow TAP writes set up behavior such as skip or run ROM flows or stepping though BootFSM
<b>eTRNG_REQ</b>	1	Output	Synchronous to clk	TRNG_REQ to SOC. SOC will write to TRNG architectural registers with a NIST compliant entropy.

## 5.4 Architectural Registers and Fuses

Control registers and fuses are documented on github.

External Registers -

[caliptra\\_top\\_reg — caliptra\\_top\\_reg Reference \(chipsalliance.github.io\)](https://chipsalliance.github.io/caliptra_top_reg_caliptra_top_reg_Reference)

Internal Registers -

[clp — clp Reference \(chipsalliance.github.io\)](https://chipsalliance.github.io/clp_clp_Reference)

## 5.5 Fuses

Fuses are writable only one time, and require a cptra\_pwrgood to be recycled to be written again.

Once all fuses are written, the fuse done register at the end of the fuse address space needs to be set to 1 to lock the fuse writes and to proceed with the boot flow.

## 5.6 Interface Rules

### 5.6.1 APB arbitration

Caliptra is a “slave” on the APB bus. If SOCs have multiple APBs or other proprietary-fabric protocols, that require any special fabric arbitration, it is done at SOC level.

### 5.6.2 Undefined address accesses

All accesses that are outside of the defined address space of Caliptra will be responded by Caliptra’s SOC interface

- All reads to undefined addresses get completions with zero data
- All writes are dropped
- All other undefined opcodes will be silently dropped

- PSLVERR is not asserted for any of the above conditions

All accesses MUST be 32-bit aligned. Misaligned accesses will be treated as 32-bit aligned.

### 5.6.3 Undefined mailbox usages

A trusted/valid requester that locks the mailbox and never releases the lock will cause the mailbox to be locked indefinitely.

Caliptra FW internally has the capability to force release the mailbox based on various timers but there is no architectural requirement to use it.

### 5.6.4 Straps

All straps are sampled on caliptra pwrgood signal – refer to interface table for list of straps.

### 5.6.5 Deobfuscation Key

SOC ECO's the key at the tape-in time of the SOC and must be protected from common knowledge. For a given SOC construction, this can be driven using a PUF too.

It must follow the security rules defined in the arch spec

SOC must ensure that there are no SCAN cells on the flops that latch this key "internal" to caliptra.

## 6 SOC Interface

The Caliptra Mailbox is the primary communication method between Caliptra and the SoC it is integrated into.

The Caliptra Mailbox uses an APB interface to communicate with the SoC. The SoC can write to and read from various memory mapped register locations over the APB interface in order to pass information to Caliptra.

Caliptra in turn also uses the mailbox to pass information back to the SoC. The interface does not author any transaction on the APB interface, it will only signal to the SoC that data is available in the mailbox and it is the responsibility of the SoC to read that data from the mailbox.

### 6.1 Boot FSM

The Boot FSM is responsible for detecting the SoC bringing Caliptra out of reset. Part of this flow involves signaling to the SoC that we are awake and ready for fuses. Once fuses have been populated and the SoC has indicated that they are done downloading fuses, we can wake up the rest of the IP by de-asserting the internal reset.




Figure 2: Mailbox Boot FSM State Diagram

The boot FSM first looks for the SoC to assert `cptra_pwrgood` and de-assert `cptra_rst_b`. In the `BOOT_FUSE` state, Caliptra will signal to the SoC that it is ready for fuses. Once the SoC is done writing fuses, it will set the fuse done register and the FSM will advance to `BOOT_DONE`.

`BOOT_DONE` enables Caliptra reset de-assertion through a two flip-flop synchronizer.

## 6.2 SoC Interface

The SoC will communicate with the mailbox through an APB Interface. The SoC acts as the requester with the Caliptra mailbox as the receiver.

The `PAUSER` bits will be used for the SoC to identify which device is accessing the mailbox.

## 6.3 Mailbox

The Caliptra Mailbox is a 128KB buffer used for exchanging data between the SoC and the Caliptra microcontroller (uC).

When a mailbox is populated by the SoC, we will send an interrupt to the uC to indicate that a command is available in the mailbox. The uC will be responsible for reading from and responding to the command.

When a mailbox is populated by the uC, we will send a wire indication to the SoC that a command is available in the mailbox. The SoC will be responsible for reading from and responding to the command.

Mailboxes are generic data passing structures, we will only enforce the protocol for writing to and reading from the mailbox. How the command and data is interpreted by the uC and SoC are not enforced in this document.

## 6.4 Sender Protocol

### **Sending data to the mailbox:**

1. Requester queries the mailbox by reading the LOCK control register.
  - If LOCK returns 0, LOCK is granted and will be set to 1.
  - If LOCK returns 1, MBOX is locked for another device.
2. Requester writes the command to the COMMAND register.
3. Requester writes the data length in bytes to the DLEN register.
4. Requester writes data packets to the MBOX DATAIN register.
5. Requester writes to the EXECUTE register.
6. Requester reads the STATUS register.

Status can return:

CMD\_BUSY - 2'b00 – Indicates the requested command is still in progress

DATA\_READY - 2'b01 – Indicates the return data is in the mailbox for requested command

CMD\_COMPLETE- 2'b10 – Indicates the successful completion of the requested command

CMD\_FAILURE- 2'b11 – Indicates the requested command failed

7. Requester reads the response if DATA\_READY was the status.
8. Requester resets the EXECUTE register to release the lock.

### **Notes on behavior:**

Once LOCK is granted, the mailbox is locked until that device has concluded its operation. We should have a mechanism to terminate a lock early or release the lock if the device does not proceed to use it.

Mailbox is responsible for only accepting writes from the device that requested and locked the mailbox.




Figure 4: Sender protocol flow chart

## 6.5 Receiver Protocol

Upon receiving indication that mailbox has been populated, the appropriate device can read the mailbox. This is indicated by a dedicated wire that is asserted when Caliptra populates the mailbox for SoC consumption.

### Receiving data from the mailbox:

1. On mailbox\_data\_avail assertion, the receiver reads the COMMAND register.
2. Receiver reads the DLEN register.
3. Receiver reads the MBOX DATAOUT register.
  - Continue reading MBOX DATAOUT register until DLEN bytes are read.
4. If a response is required, receiver can populate the mailbox with the response by writing DATAIN
5. Set the mailbox status register to hand control back to the sender to read the response
6. The sender will reset the EXECUTE register after reading the response.
  - This releases the LOCK on the mailbox.




Figure 5: Receiver protocol flowchart





## 6.6 Mailbox Arbitration

From a mailbox protocol point of view, as long as PAUSER\_ATTRIBUTE\_REGISTERS carry valid requestors, mailbox lock can be obtained by any of those valid requestors but only one of them at any given time. While the mailbox flow is happening, all other requestors will not get a grant.

A request for lock that is denied due to Firmware having the lock will result in an interrupt to the Firmware. Firmware can optionally use this interrupt to release the lock.

There is no fair arbitration scheme between SOC & uController. It is first come - first serve. That said, when the mailbox is locked for uController and SOC has requested for the mailbox (but obviously didn't get it as it is under use), there is an interrupt that gets generated to uController as a notification.

Further, there is no arbitration between various PAUSER attributes. PAUSER attributes exist for security & filtering reasons only.

## 6.7 MAILBOX PAUSER Attribute Register

- 5 PAUSER attribute registers are implemented at SOC interface
- At boot time, a default SOC/PAUSER can access the mailbox. The reset value of this CPTRA\_MBOX\_VALID\_PAUSER[0] is all Fs and CPTRA\_MBOX\_PAUSER\_LOCK\_0[LOCK]=1 by default.
- The value of CPTRA\_MBOX\_VALID\_PAUSER[0...4] can be changed to a different value through an integration time parameter. If there is no integration parameter passed, then the default value of all Fs is used if the LOCK is set to '1.
- SOC logic (ROM, HW) that is using the caliptra mailbox right out of cold reset, should send the mailbox accesses with PAUSER picked at integration time or all Fs (default value).
- There is no lock bit programming required for CPTRA\_MBOX\_PAUSER\_LOCK\_0[LOCK] - default reset value is '1 => it is locked to the default reset value of CPTRA\_MBOX\_VALID\_PAUSER[0] .
- For CPTRA\_MBOX\_VALID\_PAUSER[1, 2, 3, 4], the corresponding lock bits MUST be programmed to '1 for PAUSER values to be used for mailbox to accept transactions from non-default PAUSERS.
- It is strongly recommended that these PAUSER registers are either set at integration time through integration parameters OR be programmed by the SOC ROM before any mutable FW or ROM patches are applied.

Register	Description
VALID_PAUSER[4:0][31:0]	5 registers for programming PAUSER values that will be considered valid for accessing the mailbox protocol. Requests with PAUSER attributes that are not in this list will be ignored.
PAUSER_LOCK[4:0]	5 registers, bit 0 of each locks and marks VALID for the corresponding VALID_PAUSER register <b>Note:</b> DEFAULT VALUE of PAUSER_LOCK[LOCK] is '1

## 6.8 Caliptra Mailbox Protocol

Once the SoC side has written the EXECUTE register, the mailbox will send an interrupt to the uC.

The uC will read the COMMAND and DLEN registers, as well as the data populated in the mailbox.

The uC can signal back to SoC through functional registers, and populate COMMAND, DLEN, and MAILBOX as well.

## 7 SOC SHA Acceleration Block

### 7.1 Overview

The SHA Acceleration Block sits in the SoC interface. The SoC can access the accelerator through its hardware API and stream data to be hashed over the APB interface.

SHA Acceleration Block utilizes a similar protocol to the mailbox, but has its own dedicated registers.

SHA\_LOCK register is set on read. A read of 0 indicates the SHA was unlocked and will now be locked for the requesting user.

SHA\_MODE register sets the mode of operation for the SHA.

(Please see the HW specification for additional details)

2'b00 - SHA384 streaming mode

2'b01 - SHA512 streaming mode

2'b10 - SHA384 mailbox mode (Caliptra only, invalid for SoC requests)

2'b11 - SHA512 mailbox mode (Caliptra only, invalid for SoC requests)

### 7.2 SoC Sender Protocol

#### **Sending data to the SHA Accelerator:**

1. Requester queries the accelerator by reading the SHA\_LOCK control register.
  - If SHA\_LOCK returns 0, SHA\_LOCK is granted and will be set to 1.
  - If SHA\_LOCK returns 1, it is locked for another device.
2. Requester writes the SHA\_MODE register to the appropriate mode of operation.
3. Requester writes the data length in bytes to the SHA\_DLEN register.
4. Requester writes data packets to the SHA\_DATAIN register until SHA\_DLEN bytes are written.
5. Requester writes the SHA\_EXECUTE register, this indicates that it is done streaming data.
6. Requesters can poll the SHA\_STATUS register for the VALID field to be asserted.
7. Once VALID is asserted, the completed hash can be read from the SHA\_DIGEST register.
8. Requester must write 1 to the LOCK register to release the lock.

## 8 TRNG REQ HW API

For SOC's that choose to not instantiate Caliptra's embedded TRNG, we provide a TRNG REQ HW API.

1. Caliptra asserts TRNG\_REQ wire (this may be because Caliptra's internal HW or FW made the request for a TRNG)
2. SOC will write the TRNG architectural registers
3. SOC will write a done bit in the TRNG architectural registers
4. Caliptra asserts TRNG\_REQ

Reason to have a separate interface (than using SOC mailbox) is to ensure that this request is not intercepted by any SOC FW agents [which communicate with SOC mailbox]. It is a requirement that this TRNG HW API is always handled by a SOC HW gasket logic (and not some SOC ROM/FW code) for FIPS compliance.

TRNG DATA register is tied to TRNG VALID PAUSER. SOC can program the TRNG VALID PAUSER and lock the register using TRNG\_PAUSER\_LOCK[LOCK]. This will ensure that TRNG DATA register is RWable by only the PAUSER programmed into the TRNG\_VALID\_PAUSER register. If the TRNG\_VALID\_PAUSER is set to '0s or not programmed (default value of 0), then anyone can write to the TRNG DATA register

## 9 SRAM Implementation

### 9.1 Overview

SRAMs are instantiated at the SOC level. Caliptra provides the interface to export SRAMs from internal components.

SRAM repair logic (eg. BIST) and its associated fuses which are proprietary to companies/their methodologies are done external to the caliptra boundary.

SRAMs must NOT go through BIST/repair flows across a "warm reset"

<FIXME: Any SRAM ECC bit width requirements?>

### 9.2 RISC-V Internal Memory Export

To support synthesis flexibility and ease Memory integration to various fabrication processes, all SRAM blocks inside the RISC-V core are exported to an external location in the testbench. A single unified interface connects these memories to their parent logic within the RISC-V core. Any memory implementation may be used to provide SRAM functionality in the external location in the testbench, provided it adheres to the interface requirements connected to control logic inside the processor. Memories behind the interface are expected to be implemented as multiple banks of SRAM, from which the RISC-V processor selects the target using an enable vector. The I-Cache has multiple Ways, each containing multiple banks of memory, but I-Cache is disabled in Caliptra and this may be removed for synthesis.

The following memories are exported:

- ICCM
- DCCM

Table 4 indicates the signals contained in the memory interface. Direction is relative to the exported memory wrapper that is instantiated outside the Caliptra subsystem (i.e., from testbench perspective).

### 9.3 SRAM timing behavior

- [Writes] Input wren signal is asserted simultaneously with input data and address. Input data is stored at the input address 1 clock cycle later.
- [Reads] Input clock enable signal is asserted simultaneously with input address. Output data is available 1 clock cycle later from a flip flop register stage.
- [Writes] Input wren signal is asserted simultaneously with input data and address. Data is stored at the input address 1 clock cycle later.




Figure 6: SRAM Interface Timing

### 9.4 SRAM parameterization

<TODO>: describe dependencies for number of banks/ways

## 10 SOC Integration Requirements

Category	Requirement	Definition of Done	Rationale
Deobfuscation Key	SoC backend flows shall generate Deobfuscation key with appropriate NIST compliance as dictated in the Caliptra ROT specification.	Statement of conformance	Required by UDS & Field Entropy threat model
	If not driven through PUF, SoC backend flows shall ECO the Deobfuscation key before tapeout.	Statement of conformance	Required by UDS & Field Entropy threat model
	Rotation of the deobfuscation key (if not driven through PUF) between silicon steppings of a given product (eg. A0 vs B0 vs PRQ stepping) is dependent on the company specific policies.	Statement of conformance	Required by UDS & Field Entropy threat model
	SoC backend flows should not insert Deobfuscation key flops into the scan chain.	Synthesis report	Required by UDS & Field Entropy

			threat model
	For defense in depth, it is strongly recommended that debofuscation key flops are not on the scan chain.		Caliptra HW Threat model
CSR Signing Key	SoC backend flows shall generate CSR signing key with appropriate NIST compliance as dictated in the Caliptra ROT specification.	Statement of conformance	Required by IDevID threat model
	SoC backend flows shall ECO the CSR signing key before tapeout.	Statement of conformance	Required by IDevID threat model
	Rotation of the CSR private key between silicon steppings of a given product (eg. A0 vs B0 vs PRQ stepping) is dependent on the company specific policies.	Statement of conformance	
	SoC backend flows should not insert CSR signing key flops into the scan chain.	Synthesis report	Required by IDevID threat model
DFT	If scan is enabled, SoC shall set Caliptra's scan_mode indication to '1'.	Statement of conformance	Required by Caliptra threat model
	Caliptra's TAP should be a TAP endpoint	Statement of conformance	Functional requirement
Mailbox	SoC shall provide an access path between the Mailbox and the application CPU complex on SoCs with such complexes (e.g., Host CPUs, Smart NICs)	Statement of conformance	Required for Project Kirkland and TDISP TSM
Fuses	SoC shall burn non-field fuses during manufacturing. Required vs optional fuses are listed in the architectural specification.	Test on silicon	Required for UDS threat model
	SoC shall expose an interface for burning field fuses. Protection of this interface is up to SoC vendor.	Test on silicon	Required for Field Entropy
	SoC shall write fuse registers and fuse done via immutable logic or ROM code.	Statement of conformance	Required for Caliptra threat model
Security State	SoC shall drive security state wires in accordance with the SoC's security state.	Statement of conformance	Required for Caliptra threat model

		ce	
	If SoC is under debug, then SoC shall drive debug security state to Caliptra.	Statement of conformance	Required for Caliptra threat model
Resets & Clocks	SoC shall start input clock before caliptra_pwrgood assertion.	Statement of conformance	Functional
	SoC reset logic shall assume reset assertions are asynchronous and deassertions are synchronous.	Statement of conformance	Functional
	SoC shall ensure Caliptra's powergood is the SoC's own powergood.	Statement of conformance	Required for Caliptra threat model
TRNG	SoC shall either provision Caliptra with a dedicated TRNG or shared TRNG.	Statement of conformance	Required for Caliptra threat model & Functional
	SoC shall provision the Caliptra embedded TRNG with an entropy source if that is used (vs SOC shared TRNG API support).	Statement of conformance	Functional
	If the TRNG is shared, then upon TRNG_REQ, SoC shall use immutable logic/code to program Caliptra's TRNG registers.	Statement of conformance	Required for Caliptra threat model & Functional
SRAMs	SoC shall ensure timing convergence with 1-cycle read path for SRAMs.	Synthesis report	Functional
	SoC shall size SRAMs to account for SECEDED.	Statement of conformance	Functional
	SoC shall write-protect fuses that characterize the SRAM.	Statement of conformance	Required for Caliptra threat model
	SoC shall ensure SRAM content is only destroyed on pwrgood cycling.	Statement of conformance	Functional (Warm Reset, Hitless Update)

	SoC shall only perform SRAM repair on pwrgood events and prior to caliptra_rst_b deassertion.	Statement of conformance	Functional (Warm Reset, Hitless Update)
Backend convergence	Caliptra is validated and backend converged at 400MHz and at process nodes - TSMC 5nm, -- <To be filled accurately>		Functional
Power saving	Caliptra clock gating shall be controlled by Caliptra firmware alone and SOC is provided a global clock gating enable signal (and a register) to control.		Required for Caliptra threat model
	SoC shall not power-gate Caliptra independently of the entire SoC.	Statement of conformance	Required for Caliptra threat model
PAUSER	SoC shall drive PAUSER input in accordance with the IP integration spec.	Statement of conformance	?
Error reporting	SoC shall report Caliptra error outputs.	Statement of conformance	Telemetry & monitoring
	SoC shall only recover Caliptra fatal errors via SoC power-good reset.	Statement of conformance	Required for Caliptra threat model
TRNG PAUSER Programming rules	<ul style="list-style-type: none"> <li>If SOC doesn't program the CPTRA_TRNG_PAUSER_LOCK[LOCK] , then Caliptra HW will NOT accept TRNG data from any SOC entity.</li> <li>If SOC programs CPTRA_TRNG_VALID_PAUSER and sets CPTRA_TRNG_PAUSER_LOCK[LOCK] , then Caliptra HW will accept TRNG data only from the entity that is programmed into the PAUSER register.</li> <li>It is strongly recommended that these PAUSER registers are either set at integration time through integration parameters OR be programmed by the SOC ROM before any mutable FW or ROM patches are absorbed.</li> </ul>	Security	Required for Caliptra threat model
MAILBOX PAUSER programming rules	<ul style="list-style-type: none"> <li>At boot time, a default SOC/PAUSER can access the mailbox. The reset value of this CPTRA_MBOX_VALID_PAUSER[0] is all Fs and CPTRA_MBOX_PAUSER_LOCK_0[LOCK]=1 by</li> </ul>	Security	Required for Caliptra threat model

	<p>default.</p> <ul style="list-style-type: none"> <li>• The value of CPTRA_MBOX_VALID_PAUSER[0...4] can be changed to a different value through an integration time parameter. If there is no integration parameter passed, then the default value of all Fs is used if the LOCK is set to '1.</li> <li>• SOC logic (ROM, HW) that is using the caliptra mailbox right out of cold reset, should send the mailbox accesses with PAUSER picked at integration time or all Fs (default value).</li> <li>• There is no lock bit programming required for CPTRA_MBOX_PAUSER_LOCK_0[LOCK] - default reset value is '1 =&gt; it is locked to the default reset value of CPTRA_MBOX_VALID_PAUSER[0] .</li> <li>• For CPTRA_MBOX_VALID_PAUSER[1, 2, 3, 4], the corresponding lock bits MUST be programmed to '1 for PAUSER values to be used for mailbox to accept transactions from non-default PAUSERS.</li> <li>• It is strongly recommended that these PAUSER registers are either set at integration time through integration parameters OR be programmed by the SOC ROM before any mutable FW or ROM patches are applied.</li> </ul>		
--	---	--	--

## 11 FAQ

### 11.1 Verilog File Lists

Verilog file lists are generated via VCS and included in the config directory for each unit.

New files added to the design should be included in the vf list, either manually or by utilizing VCS to regenerate the vf file.

## 12 LINT Rules

TODO Op5: This is a WIP list

### 12.1.1 Recommended LINT Rules

The following LINT rules are the recommended minimum set for standalone analysis of Caliptra IP. The same set are recommended as a minimum subset that may be applied by Caliptra Integrators.

*Table 6: Recommended Lint Rules*

--
----



```

Error: "x" in casez statements not allowed
--
Error: All instance inputs must be driven
--
Error: An event variable is declared but never triggered
--
Error: Bit truncation hazard; LHS/RHS truncation of extra bits
--
Error: Blocking and Non-blocking assignment to a signal/variable detected
--
Error: Case expression width mismatch; Case expression width does not match case select expression
width
--
Error: Combinational loops detected
--
Error: Constant value clock pin of sequential instance
--
Error: Detected a logical/scalar operation on a vector
--
Error: Detected a tristate is used below top-level of design
--
Error: Detected always or process constructs that do not have an event control
--
Error: Detected arithmetic comparison operator with unequal length
--
Error: Detected conversion of unsigned (reg type) to integer
--
Error: Detected floating/unconnected inout port of an instance
--
Error: Detected loop step statement variables incorrectly incremented / decremented
--
Error: Detected nonblocking assignment in a combinational always block
--
Error: Detected reset/set used both synchronously and asynchronously
--
Error: Detected signal read inside combinational always block missing from sensitivity list
--
Error: Detected tri-state 'Z' or '?' value used in assign or comparison
--
Error: Detected two state data type signals; Must support 4 state data type
--
Error: Detected undriven but loaded input of an instance
--
Error: Detected undriven but loaded net is detected
--
Error: Detected undriven but loaded output port of module
--

```

Error: Detected undriven output pins connected to instance input  
--  
Error: Detected unequal length operands in the bit-wise logical, arithmetic, and ternary operators  
--  
Error: Detected unpacked structure declaration outside the package  
--  
Error: Duplicate conditions of a case/unique-case/priority-case  
--  
Error: Function return does not set all bits of return variable  
--  
Error: Inout port is not read or assigned  
--  
Error: Instance pin connections must use named-association rather than positional association  
--  
Error: LHS/RHS mismatch hazard; Multi-bit expression assigned to single bit signal  
--  
Error: Latch inference not permitted  
--  
Error: Must declare enum base type explicitly as sized logic type  
--  
Error: Negative or enum array index detected  
--  
Error: Non-synthesizable construct; Functions of type real detected  
--  
Error: Non-synthesizable construct; Repeat statement  
--  
Error: Non-synthesizable construct; delays ignored by synthesis tools  
--  
Error: Non-synthesizable construct; modelling style where clock and reset cannot be inferred in sequential inference  
--  
Error: Non-synthesizable construct; states are not updated on the same clock phase in sequential inference  
--  
Error: Null Ports detected  
--  
Error: Port referred before definition  
--  
Error: Range index or slice of an array discrepancy  
--  
Error: Read before set hazard in blocking assignment signal  
--  
Error: Recursive task hazard  
--  
Error: Redclaration of a port range  
--  
Error: Text Macro Redefinition TMR

```

--
Error: Variable is too short for array index
--
Fatal: Asynchronous reset inference must have "if" statement as first statement in the block
--
Fatal: Blocking assignment detected in sequential always block
--
Fatal: Detected a function or a sub-program sets a global signal/variable
--
Fatal: Detected a function or a sub-program uses a global signal/variable
--
Fatal: Detected assignment to input ports
--
Fatal: Detected edge and non-edge conditions in block sensitivity list
--
Fatal: Detected variable whose both the edges are used in an event control list
--
Fatal: Event control detected in RHS of assignment statement
--
Fatal: Illegal case construct label detected
--
Fatal: Module instance port connection mismatch width compared to the port definition
--
Fatal: Non-synthesizable construct; Case equal operators (===) (!==) operators may not be
synthesizable
--
Fatal: Non-synthesizable construct; Detected real operands that are used in logical comparisons
--
Fatal: Non-synthesizable construct; Detected real variables that are unsynthesizable
--
Fatal: Non-synthesizable construct; MOS switches, such as cmos, pmos, and nmos
--
Fatal: Non-synthesizable construct; disable statements detected
--
Fatal: Non-synthesizable construct; event control expressions have multiple edges in sequential
inference
--
Fatal: Non-synthesizable construct; event variables
--
Fatal: Non-synthesizable construct; the tri0 net declarations
--
Fatal: Non-synthesizable construct; time declarations
--
Fatal: Non-synthesizable construct; tri1 net declarations
--
Fatal: Non-synthesizable construct; trireg declarations
--

```

Fatal: The 'default' or 'others' must be last case in a case statement