
### 1) NAND GATE

### **SCHEMATIC:**



## **TOR SIZE EXPLANATION:**

For a reference inverter,
In order to equate the Vin - 152 Vone
Worst case toph and

tiphe, we need existance in pMOS side and nMOS side for woust case input to be same.


FOR NAND,

- i) work case trun; A=0, B=1 (04) A=1, B=0.
- ii) work case tphi: A=1 B=1.

We have manipulated gate sizes to match the and the for given inputs. Thus, we have arrived at pMOS sizes and nMOS size 6 which is in accordance with theoretical value of same Size in pMOS &nMOS.

input given to the around is of frequency 191/2 or specified in project problem statement.

### **LAYOUT WITH DRC LOG:**



Running DRC with area bit on, extension bit on, Mosis bit Checking again hierarchy .... (0.0 secs)


Found 11 networks

Checking cell 'NAND\_GATE{lay}'

No errors/warnings found

0 errors and 0 warnings found (took 0.125 secs)


#### LAYOUT WITH LVS LOG:




Hierarchical NCC every cell in the design: cell 'NAND\_GATE{sch}' cell 'NAND\_GATE{lay}' Comparing: PARADOX\_NEW:NAND\_GATE{sch} with: PARADOX\_NEW:NAND\_GATE{lay} exports match, topologies match, sizes match in 0.016 seconds. Summary for all cells: exports match, topologies match, sizes match NCC command completed in: 0.016 seconds.

#### **PROPAGATION DELAY:**

NAND	Schematic			Layout		
Load capacitance	tplh	tphl	average	tplh	tphl	average
5fF	19.9397ps	22.6598ps	21.29975ps	20.8951ps	23.8189ps	22.357ps
50fF	174.089ps	174.767ps	174.428ps	175.082ps	175.279ps	175.1805ps






NAND	Schematic			Layout		
Load Capacitance	Average Id	Vdd	Power	Average Id	Vdd	Power
5fF	10.12 MA	1.8	18.214W	10.4MA	1.8	18.72MW
50fF	91.35 MA	1.8	164,43MW	82.65 MA	1.8	148.7HW


I Daug = 82.65 4A

## **TRANSIENT I/O WAVEFORMS:**


1) FOR SCHEMATIC WITH 5fF LOAD.



## 2) FOR SCHEMATIC WITH 50fF LOAD



# 3) FOR LAYOUT WITH 5fF LOAD



# 4) FOR LAYOUT WITH 50fF LOAD

