



PSG COLLEGE OF TECHNOLOGY, COIMBATORE - 4.

F 201028

16 Pages

Roll No.	Name of the Student				Signature of the Invigilator		
222218	K. S. Gayathri				<i>[Signature]</i>		
Branch & Semester	SEM 1 BE CSE G1		Test No.	1	Date	8/8/24	
Course Code	I10192502		Title	Microprocessors and Interfacing			
Faculty Use	Marks Scored					Grand Total (Out of)	Faculty Signature
	Qn.	a	b	c	Total		
	1	4	5	5	10		
2	3	5	5	10	23	47	

INSTRUCTIONS TO CANDIDATES

1. The candidates shall not possess any handwritten / printed materials / any incriminating materials / Cell Phones / Programmable Calculators / Smart Watches / Calculator Covers inside the test hall. Possession of any materials / gadgets mentioned above inside the test hall will be treated as malpractice.
2. Malpractice will be viewed very seriously and the punishment may be invalidation of test in one or more courses.
3. No additional sheets will be issued. After completing the test, the candidates shall personally handover the answer booklet to the Hall Superintendent.

I have read all the instructions above

4. I understand and abide by the norms prescribed by the college during assessments.
5. I have neither offered nor received any aid in answering the questions of this test.


K. S. Gayathri

Signature of the Candidate

1)	
2)	i) d) decremented by 2
3)	i) 11, 11
4)	A) 64KB
5)	i) unpacked: 0000 1001 0000 1010
6)	i) 1280 times
7)	i) M150
8)	B) ii and iii only
9)	d) Stack segment
10)	i) 0, 4
11)	i) 1400 ns (200x4 + 3x200)

b)
Q)

Software Architecture of 8086



Register Organisation

(i) General purpose Registers (AX, BX, CX, DX)

⇒ AX Accumulator Register

* 16 bit Register

* AL, AH ⇒ Each 8 bit

* used for doing calculations/operations & for storing (coarse & fine)

temporary results

→ BX

* B

* B

* B

word

st

CX

count

* I

* C

* S

load

* S

S

push

* S

pop

* S

DX

D

data

* D

DL

* D

SWI

* S

SWO

* S

Segment

Code

* 64

Memory

* M

Mem

* M

Data

* 6

* D

$\Rightarrow \underline{BX}$ Base Register base register for natural word of memory +

- * 16 bit register

- * BL, BH \Rightarrow each 8 bit

- * Base register is used as an offset with Data Segment.

- * It is used to store offset address $PA : DB : BX$ translating address

$\Rightarrow \underline{CX}$ Counter Register

- * 16 bit register

- * CL, CH \Rightarrow each 8 bit for inner loop starts from memory & lower 8 higher 8 bit

- * Counter Register is used for loop.

- * Counter Register is used until $CX = 0$

- * It is loops until $CX = 0$ copied to

$\Rightarrow \underline{DX}$ Data Register

- * 16 bit Register

- * DL, DH \Rightarrow each 8 bit

- * Data is stored and for division, multiplication translating for

- * Data is stored from memory translating address

- * Storing remainder, 16 addressing

(ii) Segment Registers

Code Segment

- * 64K byte size

- * Code Segment contains program code to access code

- * Used 19 to address in memory

Data Segment

- * 64K byte

- * Size of data is stored

- * Data for operations are stored

* Used to access location of data stored

PA : DS: BX

(offset) contains offset address

PA : DS: SI

(offset) no so how is register used

Stack Segment

Source: Index

number offset stored at how it

* 64K Byte size

* used to store the data, parameters in Stack

* 2 operations - PUSH, POP

* push decrement stack pointer by 2, pop increment it by 2

* push decrement stack pointer by 2, pop increment it by 2

* PA : SS: SP
↳ points to top of stack

PA : SS:BP
↳ points to access any parameter in stack

(offset)

Extra Segment

* 64K Byte size

* used as another data segment for storing data

PA : ES:DI

↳ destination index points to dest address

Flag Registers

* 16 bits

* contains 9 flag bits

Set when result = 0

Set when even of 16

x	x	x	x	OF	DF	IF	TF	SF	ZF	x	AF	x	PF	x	CF
---	---	---	---	----	----	----	----	----	----	---	----	---	----	---	----

Set when result is not

able to fit

in available

bits

Set, auto decrement

used for debugging

SI, DI

bits

Set when interrupt

Execute one line of

operation

MSB = 1

Set when

execute

one line of

operation

C

P

A

Carry Flag

Set when there

is carry

(m) Types of Addressing Modes

Immediate


(i) Direct Operand Addressing mode

Here, operand is available directly in the instruction.
can be accessed directly.

Eg:

MOV AX, 100H

100H moved to AX



(ii) Register Operand Addressing mode

operand from one register (content) is copied to


destination register

variables
brings dest source

Eg:

MOV AX, BX

Here, content of BX moved to AX register




(iii) Direct Operand Addressing mode

operand is available in the address specified in

the instruction

Eg:
MOV AX, [1000H]

Here, operand at 1000H is moved to AX



(iv) Implied addressing mode

~~base~~ operand is specified in the instruction implicitly

Eg: CLD // clear directional flag

(v) ~~base~~ Indirect addressing mode

$$PA = \{CS\} : \{BX\} + \{8/16 \text{ bit displacement}\}$$

H001 XA V0M IP

XA at location H001

Effective addr = $\{BX\} + \{8/16 \text{ bit displacement}\}$

Register Indirect Addressing mode

Here, Register contains the operand address. Operand address is accessed and from there it is taken.


Eg: MOV AX, [BX]

BX has 2000H. So 2000H


address is gone & data is fetched from there.

Base Relative Addressing Mode

Here, BX or BP along with displacement is used as offset for operand fetch



After Execution



Base Indexed

Here, Base

used

Eg:

DS: 1000H,
SI: 500H,
BX: 300H,

PA : DS~~A~~; BX + Displacement

PA : SS #: BP + Displacement

Before
abcm x 24 , nmt - d 808 , 8808
CL \Rightarrow 100H

(d)

1

Eg: ~~and also~~ MOV [BP]+1000H, CL and also add 8 into var 3208

value of CL moved to [BP] + 1000H

58. ~~BP~~ SS: 1000 N, BP: 1500

~~SS~~: 1000 N, Br. 2
 slopes 1000 0 (shift left ss)
 1500
 destination 1000 (+)
 $\hookrightarrow \underline{19500}$. Br. (br)

FCFA at 100FCFA

After the

~~negative large number - 022-1~~

12500 100H

beer wine 0001 2023

8 book 1808 tud

Index Relative Addressing Mode

Index Relative Addressing

SI, DI is used as offset for operand fetch along with displacement

$\text{PAI} - DS : SI + \text{DSP}$

$\text{PAI} - ES : DI + \text{DSP}$

Eg: Hov CL, [S1] + 1000H

$$\begin{array}{r}
 DS : 1000H \\
 SI = 1000H \\
 \hline
 \begin{array}{r}
 1000 \\
 + 1000 \\
 \hline
 2000 \\
 - 1000 \\
 \hline
 1000 \\
 - 1000 \\
 \hline
 0
 \end{array}
 \end{array}$$

↓
same

CL [] 12000 50

Aster

$$12000 \leftarrow \boxed{150}$$

Base Indexed Addressing Mode

Base pointer
Here, Base Pointer, Index pointer
used for operand addressing

Eq: MOV AL, [BX] + [SI] + 100H

DS: 1000 K

SI: 500H,
200H

$$\begin{array}{r}
 & 10000 & (C\$) \\
 & 500 & (S\$)(+) \\
 & 300 & (B\$) \\
 \hline
 & 100 & \\
 \text{destination} \xrightarrow{L} & \hline
 & 10900
 \end{array}$$


along with offset is

Before
AL 10900 50

Aftu

AL 150 10900 50

8086 Block Diagram




8088 for bus protocol

Address Segment

S4	S3	
0	0	Extra Seg
0	1	Stack Seg
1	0	Code Seg
1	1	Data Seg

8086 Max Mode



Instruction Queue

QS	QSO	
0	0	No operation
0	1	First Byte Fetch
1	0	Queue Empty
1	1	Next Byte Fetch

Max mode \Rightarrow Connected to ~~the~~ ground


Min mode \Rightarrow connected to Vcc

~~8086~~ Memory Read, ^{Cycle} of 8088

Mem mode

memory word d808


every 4 bytes



~~8086~~ Memory Read, ^{Cycle} of 8086

Mem mode

d808




	8088	8086
Has 16 bit data bus	8 bit data bus	8 bit data bus
During INT mode,	Men mode	Men mode
Do - DIS data place on bus	Do - DT place on bus	Do - DT place on bus
	bus	bus
	mem	mem
	mem	mem

- (1) Misaligned word is transferred from memory of

8086 processor

Memory Bank

 - ⇒ microprocessor of 8086 ⇒ in 1 machine cycle ⇒ we can't fetch 2 byte of data
 - ⇒ Microprocessor is bisected into two parts of 512K bytes
 - ⇒ High Bank & Low Bank
 - ⇒ High Bank for even addresses
 - ⇒ Low Bank for odd addresses
 - ⇒ $A_0 = 0$, High Bank - data fetched
 - ⇒ $BHE = 0$, High bank - data fetched



A'	BHE	Machine cycle R ₁
0	0	16 bit word (1 word fetched) (even addr result)
0	1	8 bit (byte) fetched from even addr bank
1	0	1 byte fetched from odd memory bank
1	1	1 word fetched from odd addr bank
0	1	


Misaligned word \Rightarrow 1 word from odd address Bank

Required 2 Machine cycle


In first machine cycle $D_8 - D_{15}$ odd addr data fetched

In next machine cycle, $D_0 - D_7$ even addr data fetched

First cycle



Next cycle



1
2

MOV SI, 2500

MOV SI, 2000

MOV CX, 2500

MOV AX, [SI]

NXTPT2: ADD SI, 2 // Take each element i loops and j starts

MOV BX, [SI] // Take next Element i+1 of array
MOV DL, CX // store the counter value -1 so that remaining element
SUB DL, 1 can be iterated

NXTPT: CMP AX, BX // i, i+1 is compared

JE 2700H // if equal, loop is broken, goes out & ans stored

ADD BX, 2 // or move to next element etc

DEC DL

LOOP NXTPT

LOOP NXTPT2 // Take Next Element from outer loop.

2700H: MOV [2502], AL

MOV [2503], AH

Logic

```
for (i=0 to n-1)
{
    x = arr[i]
    for (j=i+1 to n)
    {
        if x == arr[j]
        {
            store ans
            break
        }
    }
}
```

(c)

(ii)

$$45_{16} \Rightarrow 0A00D_{16}$$

Byte is written to memory 0A00D
which is in minimum mode.

0000, I2 VOM


0002, I2 VOM

0002, X2 VOM

[I2] XA VOM

Type of bus cycle: Transfer bus slot // I2, I2 ADRA : 679TXH

Writing to memory Transfer bus slot // [I2] XA VOM // X2, I2 VOM // I2, I2 SUB
Min Mode Write cycle of 8086
Transfer bus slot // X8 XA TMS : 791XH



Min Mode -

SD, Min Mode

At time T1

Address

Address

written

At time

data

bus.

here

data bus

AT time T3

data bus

⇒ when A

ADD

ALE = 0

DT/R →

So, DT'

WR ⇒ V

Mem Mode - data is written to memory.

So, Mem Mode write cycle is used.

At time T_1 ,

Address is put on the address bus.

Address bus contains address of memory to be written.

written

At time T_2 ,

Data to be written is put on data bus. The data here is byte 45₁₆. Here, it will be put on the data bus.

At time T_3 , data is maintained in the data bus.

\Rightarrow When $ALE = 1$,

$\overline{RD} A_0 - A_{15} \Rightarrow$ Address is passed

$ALE = 0 \quad D_0 - D_{15} \Rightarrow$ Data is passed

$DT\bar{R} \Rightarrow$ Data Transfer happens here.

So, $DT = 1$

$\overline{WR} \Rightarrow$ Write happens, $WR = 1$