


1) Interrupt Mechanism, types & Priority


- The section of program to which control is passed - Interrupt service routine
- well defined context switching mechanism for changing program environments.



256 Interrupts

↳ 5 groups.

Increasing priority



Type 0 - highest priority

↓
Type 255 - lowest priority interrupt

Internal Interrupt

Type 0 - divide error highest
Type 4 - overflow - lowest priority internal interrupt

Power-down, keyboard - assign high priority

2) Interrupt vector table


- Address pointer table - link interrupt type numbers to locations of their service routines.

- this content can either be held as firmware in EPROM or loaded into RAM

Address 0000_{16} to $003FE_{16}$ → 1st 1KB of memory

⇒ each 256 pointers require 2 words (4 bytes) + always stored on even-address boundary.

⇒ The higher addressed word of 2-word vector is called base address.



Eg: type 255, IP_{255} , CS_{255} address $003F96$, $003FE6$
 $CS_{255} \times IP_{255}$

Q9

At what address are CS_{50} & IP_{50} stored in memory?

$$\text{Address} = 4 \times 50 = 200$$

(multiply type num(50) by 4 (4 bytes for each))

$$200 \Rightarrow \underbrace{11001000}_2$$

$C8_{16}$

IP_{50} is stored in $000C8_{16}$

$CS_{50} \Rightarrow 000CA_{16}$

Interrupt Instructions

| Mnemonic | Meaning | Format | Operation | Flags affected |
|----------|---------------------------|--------|--|----------------|
| CLI | clear interrupt flag | CLI | $0 \rightarrow (IF)$ | IF |
| STI | | STI | $1 \rightarrow (IF)$ | IF |
| INTn | Type n software interrupt | INTn | $(Flags) \rightarrow (SP-2)$ $0 \rightarrow TF, IF$ $(CS) \rightarrow (SP-4)$ $(2+4n) \rightarrow (CS)$ $(IF) \rightarrow (SP-6)$ $(4n) \rightarrow (IP)$ | TF, IF |
| IRET | Interrupt Return | IRET | $SP \rightarrow IP$ $SP+2 \rightarrow CS$ $SP+4 \rightarrow Flags$ $SP+6 \rightarrow SP$ | All |
| INTO | Interrupt on overflow | INTO | INT 4 steps | TF, IF |
| HLT | Idle | HLT | Wait for external interrupt or software interrupt | None |
| Wait | Test = 1, idle | Wait | Wait for TEST to go active | None |

clears external interrupt IP by setting

Pass control back to program
Pop registers

include (type 4) at end of arithmetic

Synchronised

Enabling / Disabling of Interrupts

initially → clear IF

IF - affects only external HW interface

INTR \rightarrow INTR


STI, CLI - \rightarrow $\text{STI} = 1$ / $\text{CLI} = 0$

→ INTR & $\text{ACK} \rightarrow \text{IF}$

otherwise, disabled by IRET.

5) External HW interrupt interface signals

HW mode



→ refer back for complete dia.

Interface circuitry - Identify pending active interrupts with highest priority & pass its type number to microprocessor.

INTR, $\overline{\text{INTA}}$

level triggered - maintain at level -1 until tested
logic 1 must be removed before service

routine runs to completion, otherwise, same interrupt may get acknowledged 2nd time.

$\overline{\text{INTA}}$

2 pulses

pulse 1 → acknowledged, prepares to send type no

" 2 → puts type no on data bus.
(AD₀-AD₇)

Max

by Bus controller produces $\overline{\text{INTA}}$, ALE.


$$\overline{S_2} \overline{S_1} \overline{S_0} = 000$$

$\overline{\text{LOCK}}$ (bus priority lock signal)


input to bus arbiter

INTR → 1 → IF=0, external interrupts masked out, sig. ignored

Interrupt Processing Sequence



Interrupt ack bus cycle



Interrupt service routine

To save
registers &
parameters
on the stack

```

PUSH XX
    YY
    ZZ
    
```

main body
of service routine

To restore

```

POP ZZ
    YY
    XX
    
```

Return to
main program

```

IRET
    
```


NMI - edge triggered - request for service is automatically latched. internal to MPU
Type 2


0 to 1, set

must respond to immediately

eg: power failure, memory read error

RESET - hardware means for initializing the microcomputer

82C59A PIC



IR0 - IR7 - level sensitive or edge triggered

1.

(req for service must
be removed before service
routine completion)

logic 0 - service missed

Prob

Some external devices produce short-duration pulse instead
of fixed logic level for use as an interrupt req signal.

If MPU is busy servicing a higher priority interrupt, this
req will be completely missed if 82C59A is in level sensitive mode.
To overcome this, edge-triggered is used.

0 to 1 - active (+ve)


1 even after completion, it is not deinitiated, locked out

To be recognized for 2nd time, $1 \rightarrow 0$, $0 \rightarrow 1$

Advantage (edge-triggered)

If req at IR input is removed before MPU
acknowledges service of the interrupt, its request is
kept latched internal to 82C59A until serviced.

Internal architecture of 82C59A



Nov 2022

1/1)

$\overline{INTA} \rightarrow \overline{INTA}$ cycle (T_1 to T_3) \rightarrow Interrupt vector Fetch cycle
 \rightarrow stacking flags, CS, IP (T_4 to T_5), Jump to ISR