



LOGICSILICON

Design. Simulate. Verify.

CERTIFICATE ID:
LS/INT/2026/051

CERTIFICATE

OF INTERNSHIP COMPLETION



This is to certify that

Vinayak Patidar

has successfully completed the 45-Day Internship Program on

Verilog RTL Design & Verification

conducted by **LogicSilicon** from **26th May 2026** to **9th July 2026**.

During this internship, the student demonstrated dedication, consistent learning and successfully completed all assignments and project tasks.

We wish him all the best for his future endeavors.

akash bagwan

Akash Bagwan

Founder, LogicSilicon

9th July 2026

Date



www.logicsilicon.in



akashbagwan@logicsilicon.in



India