```
C5C 137 Homework #6
(0.1 a) Single-cycle data path
0.8ns + 0.8ns + 1.1ns + (0.05 x3) ns =
          2 85 MS
     Max clock frequency = 1 = 3508++Hz
             = 350 MHZ
     5) multi-cycle 2014 patt
      (0.05+0.05+0.05)+(1.1)+0.5+0.6
             = 2.15 MS
     Max clock = frequency = 1 = .46511628HZ
                  465 MH7
     C) pipe-like 201ta path
        (4x0.15)+0.8+(3x0.15)+0.8+(2x0.15)+
           1.1+0.15 = 4.2ns
      Max Clode frequency 1 = 0.2380952
4.2ns Hz
                   238 MHZ
10,2 A+B = Delay of1
   + A + B + C @ combinationel losic 2 = Zelay of)
     A+B+C+D combinationel logic 3 = Zelay of 1
A+B+C+D combinational logic 3 to register
           = Zelay of
     Tute Zelay=4
     Tote Zelavi= 13
     Speed up S= pat I time
                   Speed up by 0.3 units
```

Extra cresit -Plevious olp present 1/p/ present 0/P Olpare only 0/1 50 assume A=1 state B= 0 5/9/C A frequency colp =1 B Gegweney OIP = 0 \* 14 = MP/010 = Presentile pused OIP Diagram State Iransition Table Pleaset State New State X=0 7-1 x=0 /=1 OFFEX NOR Gate