

## CSC 137 Homework #6

Q.1 a) Single-cycle data path

$$0.8ns + 0.8ns + 1.1ns + (0.05 \times 3)ns = 2.85ns$$

$$\text{max clock frequency} = \frac{1}{2.85ns} = .350877Hz$$

$$= 350 MHz$$

b) multi-cycle data path

$$(0.05 + 0.05 + 0.05) + (1.1) + 0.3 + 0.6 = 2.15ns$$

$$\text{max clock frequency} = \frac{1}{2.15ns} = .46511628Hz$$

$$= 465 MHz$$

c) pipe-lined data path

$$(4 \times 0.15) + 0.8 + (3 \times 0.15) + 0.8 + (2 \times 0.15) + 1.1 + 0.15 = 4.2ns$$

$$\text{max clock frequency} = \frac{1}{4.2ns} = 0.2380952 Hz$$

$$= 238 MHz$$

Q.2 A+B = Delay of 1

+ A+B+C @ combinational logic 2 = Delay of 1

+ A+B+C+D combinational logic 3 = Delay of 1

+ A+B+C+D combinational logic 3 to register = Delay of 1

Total Delay = 4

Total Delay = 13

$$\text{Speed up } S = \frac{\text{Path 1 time}}{\text{Path 2 time}} = \frac{4}{13} = 0.3$$

Speed up by 0.3 units



Extra Credit -

Previous o/p	present i/p	present o/p
0	0	1
0	1	0
1	0	0
1	1	1


O/P are only 0/1 so assume A = 1 state  
B = 0 state

A frequency o/p = 1

B frequency o/p = 0

$$x/y = i/p/o/p = \frac{\text{present i/p}}{\text{present o/p}}$$

Diagram



State Transition Table

Present State	New State		O/P	
	x=0	x=1	x=0	x=1
A	B	A	0	1
B	A	B	1	0

PS	IP	NS	On	y
1	0	0	0	0
0	1	0	0	0
0	0	1	1	1

O/P = EX NOR Gate

