```
module updcounter(a,clk,N,u d);
input clk, u d;
input[3:0]N;
output[3:0]a;
reg[3:0]a;
initial a =4'b0000;
always@(negedge clk)
a=(u d)?((a==N)?4'b0000:a+1'b1):((a==4'b0000)?N:a-
1'b1);
endmodule
module tst updcounter();//TEST BENCH
reg clk, u d;
reg[3:0]N;
wire[3:0]a;
updcounter c2(a,clk,N,u d);
initial
begin
  N = 4'b0111;
  u_d = 1'b0;
  clk = 0;
end
always #2 clk=~clk;
always #34u d=~u d;
initial $monitor
($time, "clk=%b, N=%b, u d=%b, a=%b", clk, N, u_d, a);
initial #64 $stop;
endmodule
```

Figure 7.17 Design module of an up down counter and a test bench for the same.




Figure 7.20 Synthesized circuit of the up down counter in Figure 7.17.