```
/*module for the aoi-gate of figure 4.3 instantiating
the gate primitives - fig4.4*/
module aoi gate (o, a1, a2, b1, b2);
input al, a2, b1, b2; // al, a2, b1, b2 form the input
//ports of the module
output 0://o is the single output port of the module
wire o1, o2; //o1 and o2 are intermediate signals
//within the module
and gl(ol,al,a2); //The AND gate primitive has two
and g2(o2,b1,b2);// instantiations with assigned
//names g1 & g2.
nor g3(0,01,02);//The nor gate has one instantiation
//with assigned name g3.
endmodule
//Test-bench for the aoi gate above
module aoi st;
reg al, a2, b1, b2;
//specific values will be assigned to a1,a2,b1,
// and b2 and these connected
//to input ports of the gate insatntiations;
//hence these variables are declared as reg
wire o:
initial
begin to all the same the coupies to steboom IOA add agrands a fone state agrant
      al = 0;
      a2 = 0;
  bl = 0;
b2 = 0;
#3 a1 = 1;
#3 a2 = 1;
#3 b1 = 1;
#3 b2 = 0;
#3 al = 1;
#3 a2 = 0;
  #3 b1 = 0;
end
initial #100 $stop;//the simulation ends after
//running for 100 tu's.
                    " o = %b , al = %b ,
initial $monitor($time ,
a2 = %b, b1 = %b, b2 = %b ", o, a1, a2, b1, b2);
aoi_gate gg(o,a1,a2,b1,b2);
endmodule
```

Figure 4.4 Module for the AOI gate of Figure 4.3 and a test bench for the same.