



Figure 4.26 Synthesized output of the half-adder module of Figure 4.24.

```
module ha(s,ca,a,b);  
input a,b;  
output s,ca;  
xor(s,a,b);  
and(ca,a,b);  
endmodule
```