```
module fa(sum, cout, a, b, cin);
input a, b, cin;
output sum, cout;
ha hal(s,cl,a,b), ha2(sum,c2,s,cin);
or (cout, c2, c1);
endmodule
//test-bench
module tst fa();
reg a, b, cin;
fa ff(sum, cout, a, b, cin);
initial
begin
a =0;b=0;cin=0;
end
always
     begin to state and to be the fall added nothing of the study
     #2 a=1;b=1;cin=0;#2 a=1;b=0;cin=1;
     #2 a=1;b=1;cin=1;#2 a=1;b=0;cin=0;
     #2 a=0;b=0;cin=0;#2 a=0;b=1;cin=0;
     #2 a=0;b=0;cin=1;#2 a=0;b=1;cin=1;
     #2 a=1;b=0;cin=0;#2 a=1;b=1;cin=0;
     #2 a=0;b=1;cin=0;#2 a=1;b=1;cin=1;
     end
initial $monitor($time, " a = %b, b = %b, cin = %b,
outsum = %b, outcar = %b ", a,b,cin,sum,cout);
initial #30 $stop ;
endmodule
```

Figure 4.27 Design module and a test bench for a full-adder.




Figure 4.29 Synthesized output of the full-adder module of Figure 4.27.