

FPGAs: generic layout




Configurable Logic Block (CLB)




Routing in FPGA

Routing takes 80%-90% of area on FPGAs!




Details of connections



iCE40 HX8K FPGA


Overall organisation of the chip

Programmable Logic Block (PLB)




iCE40 HX8K - PLBs

Shared Block-Level Controls




iCE40 HX8K - PLLs

- 8 global inputs and 8 global buffers
- They drive clk, reset, enable, logic values to all PLBs
- External clock can be fed to PLLs




iCE40 HX8K - Block RAMs

- Embedded Block RAMs (EBR) are 4K bits in size, max freq is 400 MHz
- Can be organised in various configs (e.g. 256 locations of 16 bits each)
- These blocks can read and write at same time (pseudo dual port)



iCE40 HX8K - IO Blocks




iCE40 Library Cells: DFF

	Output		
	D	С	Q
	0	1	0
	1	1	1
Power on State	Х	Х	0

Key


- ✓ Rising Edge
- 1 High logic level
- 0 Low logic level
- X Don't care
- ? Unknown


iCE40 Library Cells - SB_LUT4



Inputs				Output	
13	12	l1	10	O	
0	0	0	0	LUT_INIT[0]	
0	0	0	1	LUT_INIT[1]	
0	0	1	0	LUT_INIT[2]	
0	0	1	1	LUT_INIT[3]	
0	1	0	0	LUT_INIT[4]	
0	1	0	1	LUT_INIT[5]	
0	1	1	0	LUT_INIT[6]	
0	1	1	1	LUT_INIT[7]	
1	0	0	0	LUT_INIT[8]	
1	0	0	1	LUT_INIT[9]	
1	0	1	0	LUT_INIT[10]	
1	0	1	1	LUT_INIT[11]	
1	1	0	0	LUT_INIT[12]	
1	1	0	1	LUT_INIT[13]	
1	1	1	0	LUT_INIT[14]	
1	1	1	1	LUT_INIT[15]	

iCE40 Library Cells - SB_Carry





	Output		
10	l1	CI	со
0	0	X	0
0	X	0	0
X	1	1	1
X	0	0	0
1	X	1	1
1	1	X	1