
## Synthesized and Implemented Design:




## Reports:

+	+	+	+	++
Site Type			Available	
Slice LUTs*   LUT as Logic	22   22	0   0	8000   8000	0.28
LUT as Memory   Slice Registers	l 0	1 0	5000   16000	0.00
Register as Flip Flop	20	1 0	16000	0.13
Register as Latch	1 0	1 0	16000	0.00
F7 Muxes	1 0	1 0	7300	0.00
F8 Muxes	. 0	1 0	3650	0.00
+	+	+	+	++

		4-		1		-
Re	f Name	    -	Used	i	Functional Category	i
I OB	UF	ï	21		IO	i
FD	RE	ĺ	20	ĺ	Flop & Latch	ĺ
LU	T6	I	12	I	LUT	I
LU	T4	I	5	I	LUT	I
LU	T5	I	4	I	LUT	I
LU	T3	I	3	I	LUT	I
IB	UF	I	2	I	IO	I
LU	T2	I	1	I	LUT	I
LU	T1	I	1	I	LUT	I
BU	FG	I	1	I	Clock	I
+		+-		+		-+

+	++
Name	Power (W)
+	++
cpu4	4.675
pc_counter	0.299
regs	0.031
+	++

Resource	Utilization	Available	Utilization %
LUT	22	8000	0.28
FF	20	16000	0.13
10	23	150	15.33
BUFG	1	32	3.13



Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.

Total On-Chip Power: 4.741 W


Design Power Budget: Not Specified

Power Budget Margin: N/A

Junction Temperature: 50.0°C

Thermal Margin: 50.0°C (9.5 W)

Effective 9JA: 5.3°C/W



+	+	+	+	++
On-Chip	Power (W)			Utilization (%)
+	+	+	+	++
Slice Logic	0.158	1 47		
LUT as Logic	0.149	1 22	8000	0.28
BUFG	0.005	1	32	3.13
Register	0.004	1 20	16000	0.13
Signals	0.182	1 46		
I/O	4.334	1 23	150	15.33
Static Power	0.067	I	I	1
Total	4.741	I	I	1
+	+	+	+	++