

sim:/alllogic_gates/a
sim:/alllogic_gates/b

