
E4 skew, 64 MB cache
Throughput (ops/s)
1 thread
20K
10K
0
0
5
10
20
read_random_exp_range (0 = uniform)
p99 latency (µs)
1 thread
200
100
0
0
5
10
20
read_random_exp_range (0 = uniform)
Data-block miss ratio
1 thread
100%
75%
50%
25%
0%
0
5
10
20
read_random_exp_range (0 = uniform)
Index-block miss ratio
1 thread
15%
10%
5%
0%
0
5
10
20
read_random_exp_range (0 = uniform)
Throughput (ops/s)
2 threads
40K
20K
0
0
5
10
20
read_random_exp_range (0 = uniform)
p99 latency (µs)
2 threads
300
200
100
0
0
5
10
20
read_random_exp_range (0 = uniform)
Data-block miss ratio
2 threads
100%
75%
50%
25%
0%
0
5
10
20
read_random_exp_range (0 = uniform)
Index-block miss ratio
2 threads
15%
10%
5%
0%
0
5
10
20
read_random_exp_range (0 = uniform)
LRUCache
HyperClockCache (auto)
HyperClockCache (fixed)