

CSO Assignment 2

☰ Column	
☰ Course	CSO

CSO Assignment 2

Instruction 3

cxchng[XX] rA , rB :- Swap the values in rA and rB. The swap only happens if the condition [XX] is satisfied. Here [XX] can be any one of the jump conditions given in Figure 4.3 of chapter 4. The registers can be any of the registers from Figure 4.4 of chapter 4.

Example - cxchngge %eax, %ebx [Explanation - Exchange %eax with %ebx only of %ebx != %eax].

Tasks

Task 1: Instruction Encoding

Our instruction requires the following parameters to be supplied to it.

1. Target registers
2. The swap condition [ne, ge, le, g, l, e]

In essence, it is pretty similar to the encoding of the conditional move instructions.

We pick the following encoding.

1. **0xC** (12 in decimal) for the instruction code. [4 bits]
2. Integers in the range **[0, 5]** for the function code (swap condition specifier). [4 bits]
3. The second byte contains the register specifiers for **rA** and **rB** [4 bits each. Total 1 byte]

We adopt the following mapping for function code.


Function codes

Aa Function code	☰ Swap	☰ Condition
------------------	--------	-------------

Function code	Swap	Condition
0	cxchnge	Less than or equal to
1	cxchngl	Less than
2	cxchnge	Equal to
3	cxchnlne	Not equal to
4	cxchnnge	Greater than or equal to
5	cxchnng	Greater than

Our final instruction encoding:

cxchnng **XX** **rA**, **rB**



The total instruction size is 2 bytes.

Task 2: Array swaps

Given an array of 8 unsigned integers. Swap the leftmost 4 values with the rightmost 4 values in the array. The swap will only happen if the element on the right is greater than the element on the left. For example, element 0 will be swapped with element 7 if $e[7] > e[0]$, element 1 with element 6 if $e[6] > e[1]$ and so on. Along with other instructions you have to use **cxchnng[XX] rA , rB** instruction in this problem.

Code:

```
# Simple setup routine
# Execution starts here. We setup stack and call main.
.pos 0x0
irmovq stack, %rsp
call main
halt

# Stores the contents of our array
.align 8
arr:
    .quad 0x7
    .quad 0x1
    .quad 0x2
    .quad 0x3
    .quad 0x4
```

```

        .quad 0x5
        .quad 0x6
        .quad 0x0

# Main calls our swap function
swapfn:
    # Loop does arithmetic using constants 8 & 1. Setup registers for it
    irmovq $8, %r8
    irmovq $1, %r9
loop:
    # End loop if %rdx iterations are done (3rd argument)
    je endloop
    # Pretending it's a for loop where we're iterating over i to n-1
    # move index i and n-i to registers r10 and r11
    mrmovq (%rdi), %r10
    mrmovq (%rsi), %r11
    # Call our swap instruction
    cxchngg %r10, %r11
    # Store the data back to memory
    rmmovq %r10, (%rdi)
    rmmovq %r11, (%rsi)
    # Perform loop update operations
    addq %r8, %rdi
    subq %r8, %rsi
    subq %r9, %rdx
    jmp loop
endloop:
    ret

main:
    # Setup argument registers similar to x86 conventions
    # Assume function is of the form:
    # swapfn(long long *firstelem, long long *lastelem, long long numswaps)
    irmovq arr, %rdi
    rrmovq %rdi, %rsi
    irmovq $4, %rdx
    # Setup 56 in r8 for constant addition to rsi
    irmovq $56, %r8
    addq %r8, %rsi
    # Call the swap function
    call swapfn
    ret

# Setup stack
.pos 0x200
stack:

```

Task 3: Memory dump

```

| # Simple setup routine
| # Execution starts here. We setup stack and call main.
0x0000: | .pos 0x0
0x0000: 30f40002000000000000 | irmovq stack, %rsp
0x000a: 80af0000000000000000 | call main
0x0013: 00 | halt
|
| # Stores the contents of our array
0x0014: | .align 8
0x0018: | arr:
0x0018: 07 | .quad 0x7
0x0020: 01 | .quad 0x1
0x0028: 02 | .quad 0x2
0x0030: 03 | .quad 0x3
0x0038: 04 | .quad 0x4
0x0040: 05 | .quad 0x5
0x0048: 06 | .quad 0x6

```

```

0x0050: 00 | .quad 0x0
|
| # Main calls our swap function
0x0058: | swapfn:
|   # Loop does arithmetic using constants 8 & 1. Setup registers for it
0x0058: 30f80800000000000000 |   irmovq $8, %r8
0x0062: 30f90100000000000000 |   irmovq $1, %r9
0x006c: | loop:
|   # End loop if %rdx iterations are done (3rd argument)
0x006c: 73ae0000000000000000 |   je endloop
|   # Pretending it's a for loop where we're iterating over i to n-1
|   # move index i and n-i to registers r10 and r11
0x0075: 50a70000000000000000 |   mrmovq (%rdi), %r10
0x007f: 50b60000000000000000 |   mrmovq (%rsi), %r11
|   # Call our swap instruction
0x0089: c5ab |   cxchngg %r10, %r11
|   # Store the data back to memory
0x008b: 40a70000000000000000 |   rmmovq %r10, (%rdi)
0x0095: 40b60000000000000000 |   rmmovq %r11, (%rsi)
|   # Perform loop update operations
0x009f: 6087 |   addq %r8, %rdi
0x00a1: 6186 |   subq %r8, %rsi
0x00a3: 6192 |   subq %r9, %rdx
0x00a5: 706c0000000000000000 |   jmp loop
0x00ae: | endloop:
0x00ae: 90 |   ret
|
|
0x00af: | main:
|   # Setup argument registers similar to x86 conventions
|   # Assume function is of the form:
|   # swapfn(long long *firstelem, long long *lastelem, long long numswaps)
0x00af: 30f71800000000000000 |   irmovq arr, %rdi
0x00b9: 2076 |   rrmovq %rdi, %rsi
0x00bb: 30f20400000000000000 |   irmovq $4, %rdx
|   # Setup 56 in r8 for constant addition to rsi
0x00c5: 30f83800000000000000 |   irmovq $56, %r8
0x00cf: 6086 |   addq %r8, %rsi
|   # Call the swap function
0x00d1: 80580000000000000000 |   call swapfn
0x00da: 90 |   ret
|
| # Setup stack
0x00db: | .pos 0x200
0x0200: | stack:
|

```

Task 4: Fetch, Decode, Execute, Memory, Write Back, PC Update Table

Assumptions:

We are required to set condition codes and perform a conditional swap based on the conditional codes set in the same operation. This operation must also take 1 clock cycle and not read back on the previously saved state. Violating this principle will make pipelining impossible.

Addressing these requirements will require some (minor) hardware / HCL additions.

1. At the decode stage we set the values of `dstE` and `dstM` to `rA` and `rB`.
2. We must perform the comparison at the execute stage to get the condition codes. So our execute stage will compute `subq`. `valE` gets set to

$valB - valA$. This also has the corresponding effect of computing the CC's.

3. Next, we use the CC generated and the fn code to verify if `cxchnXX`'s condition is satisfied. If true then the 1-bit value of `cnd` is set to 1, else 0. If `cnd` is 1, we propagate it up. If it is 0, we add additional logic blocks which set the values of `dstE` and `dstM` to `0xF` to indicate no write back.

4. Now, our biggest hurdle. Writes to the register file are always via values `valE` (computed by the ALU at execution stage) and `valM` (data fetched from memory at the memory stage). We have also used up `valE` for computing B-A to set CC's. Hence we will need additional hardware to assist here.

4.1 Setting `valE` to the desired value is relatively easy. We can have another control block in the execution stage which sets the value of `valE` to `valB` if the instruction fetched is a `cxchnG` instruction. This is as simple as adding a simple check in the HCL for `valE` to always be set to `valB` if the instruction is `cxchnG`. Note that it does not depend on `cnd` as we are anyways cancelling any writes to the register file if `cnd` is 0.

4.2 Setting `valM` to `valA` is slightly more complicated. `valM` is generated in the memory stage, a stage after execution. However, we already have hardware that propagates the value of `valA` to the memory stage (for instructions such as `rmmovq` where we need to write data (`valA`) to memory. We can make use of this existing hardware to propagate `valA` to the memory stage. Here, we again add a control block that checks if the instruction is a `cxchnG` instruction. If yes it sets the value of `valM` to `valA` and this is sent to the write-back stage.

No further modifications or assumptions need to be made. This entire process can execute in one clock cycle with minor modifications. We also never require one stage to depend on the state of any value updated by a previous stage. Write-back depending on the values of `dstE` and `dstM` (set in execute depending on the CC) will either write-back the exchanged values to the register file or will leave them untouched.

Table

Aa Stage	≡ Generic cxchnG	≡ Specific cxchnG
<u>Fetch</u>	$icode : ifun \leftarrow M1[PC]$ $rA : rB \leftarrow M1[PC + 1]$ $valP \leftarrow PC + 2$	$icode : ifun \leftarrow M1[0 \times 0089] = c:5$ $rA : rB \leftarrow M1[0 \times 008A] = a:b$ $valP \leftarrow 0 \times 0089 + 2 = 0 \times 008B$
<u>Decode</u>	$valA \leftarrow R[rA]$ $valB \leftarrow R[rB]$	$valA \leftarrow R[rA] = 7$ $valB \leftarrow R[rB] = 0$

Aa Stage	≡ Generic cxhng	≡ Specific cxhng
<u>Execute</u>	$valE \leftarrow valB - valA$ $Cnd \leftarrow Cond(CC, ifun)$	$valE \leftarrow 0-7 = -7$ $Cnd \leftarrow Cond(010, greater) = false$
<u>Memory</u>	-	-
<u>Write back</u>	If(Cnd) $R[rB] \leftarrow valA$ If(Cnd) $R[rA] \leftarrow valB$	(Don't do anything as condition is false)
<u>PC Update</u>	$PC \leftarrow valP$	$PC = 0 \times 008B$

Task 5: Trace of first 20 cycles of execution

Trace

Aa No	≡ Instruction	≡ Update(s)
1	<code>irmovq stack, %rsp</code>	# %rsp = 0x200
2	<code>call main</code>	# M8[0x1f8] = 0x0013 # %rsp = 0x1f8 # PC = 0x00af
3	<code>irmovq arr, %rdi</code>	# %rdi = 0x0018
4	<code>rrmovq %rdi, %rsi</code>	# %rsi = 0x0018
5	<code>irmovq \$4, %rdx</code>	# %rdx = 0x0004
6	<code>irmovq \$56, %r8</code>	# %r8 = 0x0038
7	<code>addq %r8, %rsi</code>	# %rsi = 0x0050 # CC = 000
8	<code>call swapfn</code>	# M8[0x1f0] = 0x00da # %rsp = 0x1f0 # PC = 0x0058
9	<code>irmovq \$8, %r8</code>	# r8 = 0x8
10	<code>irmovq \$1, %r9</code>	# %r9 = 0x1
11	<code>je endloop</code>	# Not taken
12	<code>mrmovq (%rdi), %r10</code>	# %r10 = 0x7
13	<code>mrmovq (%rsi), %r11</code>	# %r11 = 0x0
14	<code>cxhngg %r10, %r11</code>	# Do nothing
15	<code>rmmovq %r10, (%rdi)</code>	# M8[0x0018] = 0x7
16	<code>rmmovq %r11, (%rsi)</code>	# M8[0x0050] = 0x0
17	<code>addq %r8, %rdi</code>	# %rdi = 0x20 # CC = 000
18	<code>subq %r8, %rsi</code>	# %rsi = 0x48 # CC = 000
19	<code>subq %r9, %rdx</code>	# %rdx = 3 # CC = 000
20	<code>jmp loop</code>	# PC = 0x006c

Task 6: Pipelined cycle diagram & minimum cycles

4 + (Number of bubbles) + 3*(Number of Ret's) + (Number of Instructions)

Minimum number of instructions:

Assuming the CPU always predicts that a conditional jump is always taken and that my pipelined CPU implementation has proper data forwarding.

In the initial setup, we have 3 instructions. No stalls/bubbles.

Total used: 3

In the main function, we have 7 instructions. No stalls/bubbles. One return which costs 3 cycles.

Total used: 10

In the swapfn function, we have 2 instructions before the loop.

Assuming the predictor always predicts that the jump is taken.

The loop runs 4 times. 3 times it will predict incorrectly. And hence I will lose 2 cycles per misprediction to bubbling as it was trying to execute incorrect instructions.

I further lose 1 cycle to a stall per loop iteration as my `cxchngg` instruction ends up in a load hazard not solvable through data forwarding.

Therefore in the loop, I have 4×10 instructions + 3×2 bubbles + 4×1 stalls.

Finally, I have a return which costs 3 cycles.

Total used: 56

Therefore, the minimum number of cycles I would require to execute my program assuming perfect data forwarding and a PC predictor which always predicts taking the jump is $56 + 10 + 3 = 69$ cycles.

Instruction	1	2	3	4	5	6	7	8	9	10	11	12	13	14
1 <code>irmovq stack, %rsp</code>	icodefun = 3.0 rA:rB = F:4 valC = 0x200 PC = 0x000a		valE = 0x200		R[%rsp] = 0x200									
2 <code>call main</code>		icodefun = 8.0 valC = 0x00ae valP = 0x0013 PC = 0x00ae	valB = R[%rsp]	valE = 0x07f8	M[0x07f8] = 0x0013	R[%rsp] = 0x07f8								
3 <code>irmovq arr, %rdi</code>			icodefun = 3.0 rA:rB = F:7 valC = 0x0018 PC = 0x00b8		valE = 0x0018		R[%rdi] = 0x0018							
4 <code>irmovq %rdi, %rsi</code>				icodefun = 2.0 rA:rB = 7:6 PC = 0x00ba	valA = R[%rdi] = 0x0018	valE = 0x0018		R[%rsi] = 0x0018						
5 <code>irmovq \$4, %rdx</code>					icodefun = 3.0 rA:rB = F:2 valC = 0x0004 PC = 0x00c4		valE = 0x0004		R[%rdx] = 0x0004					
6 <code>irmovq \$56, %r8</code>						icodefun = 3.0 rA:rB = F:8 valC = 0x0038 PC = 0x00ce		valE = 0x0038		R[%r8] = 0x0038				
7 <code>addq %r8, %rsi</code>							icodefun = 6.0 rA:rB = 8:6 PC = 0x00d0	valA = 0x38, valB = 0x18	valE = valA + valB = 0x0050		R[%rsi] = 0x50			
8 <code>call swapfn</code>								icodefun = 8.0 valC = 0x0058 valP = 0x00d9 PC = 0x0058	valB = R[%rsp]	valE = 0x01f0	M[0x01f0] = 0x00d9	R[%rsp] = 0x01f0		
9 <code>irmovq \$8, %r8</code>									icodefun = 3.0 rA:rB = F:8 valC = 0x0008 PC = 0x00e2		valE = 0x0008		R[%r8] = 0x0038	
10 <code>irmovq \$1, %r9</code>										icodefun = 3.0 rA:rB = F:9 valC = 0x0001 PC = 0x00e6		valE = 0x0001		R[%r9] = 0x0038
11 <code>je endloop</code>											icodefun = 3.0 valC = 0x00ad PC = 0x00e4, valP = 0x0075		Cnd = (000, 0) = False	

