


## The layout of figure1 when h=1




# The layout of figure1 when h=4




## The layout of Inverter






## The layout of NOR




NAND H2L delay is 2.06757e-9 when y0 = 1.25(Vdd/2)





NAND L2H delay is 8.37315e-09 - 6 = 2.37315e-09. (when y0 = 1.25(Vdd/2))

NOR H2L delay is 2.06419e-09 when y0 = 1.25006



## NOR L2H delay is 8.37014e-09-6 = 2.37014e-09 when y0 ? 1.25025





 $G_{2}(1) \left(\frac{1}{3}\right) \left(\frac{5}{3}\right) \left(\frac{1}{1}\right) \left(\frac{1}{1}\right) = \frac{20}{3}$   $H = \frac{1 \cdot 1 \cdot 1 \cdot 1}{3} \cdot \frac{1 \cdot 1}{3} \cdot \frac{$ 

The stick diagram for NAND and NOR respectively

