```
/***************************
*****
 * @file conversion.c
 * @brief This file is contains four functions : itoa, atoi , big endian to
little endian and little endian to big endian.
 * @author Sreela Pavani Bhogaraju
 * @date Jun 25,2017
*******************
#include "conversion.h"
* @brief - itoa converts integer to a string of ASCII characters and
returns the size of the string including the minus and the null
* terminator
  Long: Signed integer is converted into the given base and this data
is again converted into ASCII and is stored in a string . Then the
of the string is returned
* @param - 1st argument :the integer which needs to be converted to
ASCII,
           2nd argument : the pointer to the ASCII string,
           3rd argument :base , the number system into which the given
signed integer should be converted into and then converted to ASCII
 * @return - length of the string including the minus and null terminator
 */
uint8 t my itoa(int32 t data, uint8 t * ptr, uint32 t base)
     uint32 t check=data; //data is copied into check to find out the
length of the string without affecting data
     uint8 t stringsize=0;
     uint8 t length = 0;
     uint8 t sign=0;
                         // sign=0 means the given signed integer is
positive and sign=1 means the given signed integer is negative
     if (data<0)
          data=-data; //data is made positive so that calculations
become easier , the minus sign is added later on in the code
          sign=1;
   check = data;
  while(check!=0) //the number is divided by the base until the quotient
is zero , this helps in finding out the length of the string
   check=check/base;
   stringsize ++;
     }
     length = stringsize;
     ptr = ptr+stringsize+sign;
 *(ptr)='\0'; //the last byte of the string is NULL
    while(length>0)
          if (data!=0)
            ptr--;
```

```
if (data%base>=10)
              *ptr=(data%base)+55; //this moves the ASCII values of
numbers between 10 and 15 into the pointer location
                 data=data/base;
           }
           else
             *ptr=(data%base)+48; //this moves the ASCII values of
numbers between 0 and 9 into the pointer location
                  data=data/base;
            }
  length--;
  }
  if (sign==1)
     ptr = ptr-1;
  *ptr=45; //ASCII value of minus sign
  return(stringsize+sign+1);
}
* @brief - atoi converts an ASCII string into a signed integer and
returns it
   Long: A pointer to an ASCII string is given along with the base and
length of the string , the set of ASCII characters are converted \phantom{a}^{\star}
back into the signed integer using the base given
 \star @param - 1st argument :the pointer to the ASCII string ,
            2nd argument :length of the string,
            3rd argument :base , the number system into which the given
ASCII string should be converted to a signed integer
 * @return - the signed integer
 */
int32_t my_atoi(uint8_t * ptr, uint8_t digits, uint32_t base)
uint8_t i=0, j=0, n=0;
 uint8 t sign=0;
 uint3\overline{2} t b=1;
 int32 t number=0;
   if(*ptr==45)
   {
   ptr++;
   sign=1;
   digits--;
   for (i=digits-1; i!=0; i--)
     b=1;
     if(*ptr>=65)
      n=*ptr-55; // n is between A to F
     }
     else
      n=*ptr-48; // n is between 0 to 9
      }
     for (j=i-1; j!=0; j--)
```

```
{
     b=b*base;
     }
    number=(n*b) +number;
    digits--;
    ptr++;
   }
   if(sign==1)
   {
   number = - number;
   }
  return (number);
}
* @brief - big to little converts array of data from big endian to
little endian representation and returns a non zero value if the
* conversion fails
* @param - 1st argument :pointer to array of data in big endian
representation ,
            2nd argument :length of the data array,
* Greturn - O for successful conversion , 1 for NULL pointer and 2 for
an empty array
 */
int8 t big to little32(uint32 t * data, uint32 t length)
int8 t i=length-1;
uint32 t t;
if (data==NULL)
 return 1;
 if(*data=='\0')
 return 2;
 else
 while (i>0)
  t=*(data+i);
  *(data+i)=*data;
  *data =t;
   data++;
  i=i-2;
  }
 return 0;
 }
}
* @brief - little to big32 converts array of data from little endian to
big endian representation and returns a non zero value if *the
conversion fails
* @param - 1st argument :pointer to array of data in little endian
representation ,
            2nd argument :length of the data array,
 * @return - 0 for successful conversion , 1 for NULL pointer and 2 for
an empty array
```

```
*/
int8_t little_to_big32(uint32_t * data, uint32_t length)
int8 t i=length-1;
uint32 t t;
if (data==NULL)
 return 1;
 if(*data=='\0')
 {
 return 2;
 }
 else
 {
 while(i>0)
  t=*(data+i);
  *(data+i)=*data;
  *data =t;
  data++;
  i=i-2;
 return 0;
 }
}
/**
* @file unit test.c
 ^{\star} @brief This file contains function for performing actions with
circular buffer
 * @author Sowmya Akella
 * @date July 16, 2017
* /
# include <stdint.h>
# include <stdio.h>
# include <stdlib.h>
# include "circbuf.h"
 * @brief - Initializes circular buffer head and tail, allocates memory
 * @param - arguments - pointer to circular buffer and length
 * @return - Error/Success status enum variable
CB_status CB_init(CB_t * buf_pointer,uint8_t length)
     if(buf pointer == NULL)
           return null error circbuff;
     buf pointer->length = length;
     buf pointer->head = 0;
     buf pointer->tail = 0;
     buf pointer->count = 0;
     buf_pointer->buffer = (uint8_t*)calloc(length, sizeof(uint8 t));
     if(buf pointer->buffer == NULL)
           status = null error databuff;
     else
```

```
status = success;
     return status;
}
* @brief - Function to add an item to the circular buffer
* @param - arguments - pointer to circular buffer and new item to add
 * @return - Error/Success status enum variable
* /
CB status CB buffer add item(CB t * buf pointer, uint8 t new item)
     if(buf pointer == NULL)
           status = null_error_circbuff;
         return status;
     }
     status = CB is full(buf pointer);
     if(status == buf full)
           status = buf full;
         return status;
     }
    else
     {
     buf pointer->buffer[buf pointer->head] = new item;
     (buf pointer->count)++;
     status = success;
        if(((buf pointer->head) + 1)>((buf pointer->length)-1))
           buf pointer->head = 0;
        else
           buf pointer->head++;
    return status;
}
* @brief - Function to remove an item from the circular buffer
* @param - arguments - pointer to circular buffer and pointer to item
removed
* @return - Error/Success status enum variable
CB status CB buffer remove item(CB t * buf pointer, uint8 t *
item removed)
{
     if(buf pointer == NULL)
          status = null error circbuff;
         return status;
     status = CB_is_empty(buf_pointer);
     if(status == buf empty)
           status = buf empty;
         return status;
     }
```

```
else
           *item_removed = buf_pointer->buffer[buf_pointer->tail];
           buf pointer->buffer[buf pointer->tail]=0;
           buf pointer->count--;
           status = success;
        if(((buf pointer->tail)+1)>((buf pointer->length)-1))
           buf pointer->tail = 0;
        else
           buf pointer->tail++;
    return status;
}
 * @brief - Function to check if the circular buffer is full or not
 * @param - arguments - pointer to circular buffer
 * @return - Error/Success status enum variable
CB status CB is full(CB t * buf pointer)
     if(buf pointer == NULL)
           status = null error circbuff;
         return status;
      }
     if((buf pointer->head == buf pointer->tail) && buf pointer->count
! = 0)
           status = buf full;
     else
           status = success;
     return status;
}
* @brief - Function to check if the circular buffer is empty or not
* @param - arguments - pointer to circular buffer
 * @return - Error/Success status enum variable
 */
CB status CB is empty(CB t * buf pointer)
     if(buf pointer == NULL)
      {
           status = null_error_circbuff;
         return status;
     if((buf pointer->head == buf pointer->tail) && buf pointer->count
== 0)
           status = buf empty;
     else
           status = success;
     return status;
}
/*
```

```
* @brief - Function to peek into the circular buffer and check the value
stored at a position
* @param - arguments - pointer to circular buffer , position to peek
into and pointer to item peeked
 * @return - Error/Success status enum variable
*/
CB status CB peek(CB t * buf pointer, uint8 t peek position, uint8 t *
peek item)
     if(buf pointer == NULL)
           status = null error circbuff;
         return status;
      }
     *peek_item = buf_pointer->buffer[peek_position];
     if(peek item == \overline{NULL})
           status = null_error databuff;
     else
           status = success;
     return status;
}
/*Function to deallocate the circ buffer pointer and data buffer
pointer*/
 * @brief - Function to destroy dynamically allocated memory
 * @param - arguments - pointer to circular buffer
 * @return - Error/Success status enum variable
CB status CB destroy(CB t * buf pointer)
     if(buf pointer == NULL)
           status = null_error_circbuff;
         return status;
      }
     free((void*)buf pointer->buffer);
     free((void*)buf pointer);
     status = free success;
     return status;
}
/**
 * @file circbuf.h
 * @brief This file contains function declarations of circbug.c
 * @author Sowmya Akella
 * @date July 1, 2017
 */
#ifndef CIRCBUF H
#define CIRCBUF H
```

```
#include <stdint.h>
#define BUF TEST SIZE 3
typedef struct {
     uint8 t *buffer;
     uint8 t head;
     uint8 t tail;
     uint8 t count;
     uint8_t length;
}CB t;
typedef enum {
     buf full,
     buf empty,
     success,
     null error databuff,
     null error circbuff,
     free success
}CB status;
CB status status;
CB status CB init(CB t * buf pointer, uint8 t length);
CB status CB buffer add item(CB t * buf pointer, uint8 t new item);
CB status CB buffer remove item(CB t * buf pointer, uint8 t *
item removed);
CB status CB is full(CB t * buf pointer);
CB status CB is empty(CB t * buf pointer);
CB status CB peek(CB t * buf pointer, uint8 t peek position, uint8 t *
peek item);
CB_status CB_destroy(CB_t * buf_pointer);
#endif /* _CIRCBUF_H__ *//**
* @file conversion.h
 * @brief This file contains function declarations of conversion.c.
 * @author Sreela Pavani Bhogaraju
 * @date June 25 , 2017
 */
#ifndef __CONVERSION_H_
#define __CONVERSION_H__
#include <stdint.h>
#include <stdlib.h>
#define INVALID POINTER 1
#define BTOL_TEST_SIZE 3
#define LTOB TEST SIZE 3
uint8 t my itoa(int32 t data, uint8 t * ptr, uint32 t base);
int32 t my atoi(uint8 t * ptr, uint8 t digits, uint32 t base);
int8 t big to little32(uint32 t * data, uint32 t length);
int8 t little to big32(uint32 t * data, uint32 t length);
```

```
#endif /* CONVERSION H */
#define LargestIntegralType unsigned long long
void assert true(const LargestIntegralType result,
                  const char* const expression,
                  const char * const file, const int line)
{
      coverity panic ();
}
void assert int equal(
    const LargestIntegralType a, const LargestIntegralType b,
    const char * const file, const int line)
{
      __coverity_panic ();
}
void assert int not equal(
    const LargestIntegralType a, const LargestIntegralType b,
    const char * const file, const int line)
{
      __coverity_panic__();
}
void _assert_return_code(const LargestIntegralType result,
                         size t rlen,
                         const LargestIntegralType error,
                         const char * const expression,
                         const char * const file,
                         const int line)
{
      __coverity_panic__();
void assert string equal(const char * const a, const char * const b,
                          const char * const file, const int line)
{
      __coverity_panic__();
void assert string not equal(const char * const a, const char * const b,
                              const char *file, const int line)
      __coverity_panic__();
void assert memory equal(const void * const a, const void * const b,
                          const size t size, const char* const file,
                          const int line)
{
      __coverity_panic__();
void _assert_memory_not_equal(const void * const a, const void * const b,
                              const size t size, const char* const file,
                              const int \overline{\text{line}})
{
      coverity panic ();
}
```

```
void _assert_in_range(
    const LargestIntegralType value, const LargestIntegralType minimum,
    const LargestIntegralType maximum, const char* const file, const int
line)
      coverity panic ();
void assert not in range(
    const LargestIntegralType value, const LargestIntegralType minimum,
    const LargestIntegralType maximum, const char* const file, const int
line)
      __coverity_panic__();
}
void _assert_in_set(
    const LargestIntegralType value, const LargestIntegralType values[],
    const size t number of values, const char* const file, const int
line)
      __coverity_panic ();
}
void assert not in set(
    const LargestIntegralType value, const LargestIntegralType values[],
    const size t number of values, const char* const file, const int
      coverity panic ();
}
/* Functions to help coverity do static analysis on cmocka */
void exit test(const int quit application)
      coverity panic ();
}
/*
 * Copyright 2008 Google Inc.
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 * http://www.apache.org/licenses/LICENSE-2.0
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */
#include <database.h>
DatabaseConnection* connect to product database(void);
/* Connect to the database containing customer information. */
DatabaseConnection* connect to product database(void) {
    return connect to database("products.abcd.org", 322);
```

```
}
* Copyright 2008 Google Inc.
* Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 * http://www.apache.org/licenses/LICENSE-2.0
* Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 * /
typedef struct DatabaseConnection DatabaseConnection;
/* Function that takes an SQL query string and sets results to an array
^{\star} pointers with the result of the query. The value returned specifies
* number of items in the returned array of results. The returned array
* results are statically allocated and should not be deallocated using
*/
typedef unsigned int (*QueryDatabase) (
    DatabaseConnection* const connection, const char * const
query string,
    void *** const results);
/* Connection to a database. */
struct DatabaseConnection {
    const char *url;
    unsigned int port;
    QueryDatabase query database;
};
/* Connect to a database. */
DatabaseConnection* connect to database(const char * const url,
                                        const unsigned int port);
/*
 * Copyright 2008 Google Inc.
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 * http://www.apache.org/licenses/LICENSE-2.0
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
 * See the License for the specific language governing permissions and
 * limitations under the License.
```

```
* /
#include <stdarg.h>
#include <stddef.h>
#include <setjmp.h>
#include <cmocka.h>
#include <database.h>
extern DatabaseConnection* connect to customer database();
extern unsigned int get customer id by name (
    DatabaseConnection * const connection, const char * const
customer name);
/* Mock query database function. */
static unsigned int mock query database(DatabaseConnection* const
connection,
                                         const char * const query string,
                                         void *** const results) {
    (void) connection; /* unused */
    (void) query string; /* unused */
    *results = (void **)mock_ptr_type(int *);
    return mock ptr type(int);
}
/* Mock of the connect to database function. */
DatabaseConnection* connect to database(const char * const database url,
                                         const unsigned int port) {
    (void) database url; /* unused */
    (void) port; /* unused */
   return (DatabaseConnection*)((size t)mock());
}
static void test connect to customer database(void **state) {
    (void) state; /* unused */
    will return (connect to database, 0x0DA7ABA53);
    assert int equal((size t)connect to customer database(),
0 \times 0 DA7ABA53);
/* This test fails as the mock function connect to database() will have
* value to return. */
#if 0
static void fail_connect_to_customer_database(void **state) {
    (void) state; /* unused */
    assert true(connect to customer database() ==
                (DatabaseConnection*) 0x0DA7ABA53);
#endif
static void test get customer id by name(void **state) {
    DatabaseConnection connection = {
        "somedatabase.somewhere.com", 12345678, mock query database
    /* Return a single customer ID when mock query database() is called.
* /
```

```
int customer ids = 543;
    int rc;
    (void) state; /* unused */
    will return (mock query database,
                cast ptr to largest integral type(&customer ids));
    will return (mock query database, 1);
    rc = get customer id by name(&connection, "john doe");
    assert int equal(rc, 54\overline{3});
int main(void) {
    const struct CMUnitTest tests[] = {
        cmocka unit test(test connect to customer database),
        cmocka_unit_test(test_get_customer_id_by_name),
    };
    return cmocka_run_group_tests(tests, NULL, NULL);
}
 * Copyright 2008 Google Inc.
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 * http://www.apache.org/licenses/LICENSE-2.0
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */
#include <stdarg.h>
#include <stddef.h>
#include <setjmp.h>
#include <cmocka.h>
extern void leak memory();
extern void buffer overflow();
extern void buffer underflow();
/* Test case that fails as leak memory() leaks a dynamically allocated
block. */
static void leak memory test(void **state) {
    (void) state; /* unused */
    leak memory();
/* Test case that fails as buffer overflow() corrupts an allocated block.
static void buffer overflow test(void **state) {
    (void) state; /* unused */
    buffer overflow();
}
```

```
/* Test case that fails as buffer_underflow() corrupts an allocated
block. */
static void buffer_underflow_test(void **state) {
    (void) state; /* unused */
    buffer underflow();
}
int main(void) {
    const struct CMUnitTest tests[] = {
        cmocka_unit_test(leak_memory_test),
        cmocka_unit_test(buffer_overflow test),
        cmocka unit test(buffer underflow test),
    return cmocka run group tests(tests, NULL, NULL);
}
 * Copyright 2008 Google Inc.
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 * http://www.apache.org/licenses/LICENSE-2.0
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */
#include <assert.h>
#include "assert module.h"
/* If unit testing is enabled override assert with mock assert(). */
#ifdef UNIT TESTING
extern void mock assert (const int result, const char* const expression,
                        const char * const file, const int line);
#undef assert
#define assert(expression) \
    mock assert(((expression) ? 1 : 0), #expression, FILE , LINE );
#endif /* UNIT_TESTING */
void increment value(int * const value) {
    assert (value);
    (*value) ++;
}
void decrement value(int * const value) {
    if (value) {
      (*value) --;
    }
}
 * Copyright 2008 Google Inc.
 * Licensed under the Apache License, Version 2.0 (the "License");
```

```
* you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 * http://www.apache.org/licenses/LICENSE-2.0
* Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */
#include <stdarg.h>
#include <stddef.h>
#include <setjmp.h>
#include <cmocka.h>
#include "assert macro.h"
/* This test will fail since the string returned by
get status code string(0)
* doesn't match "Connection timed out". */
static void get status code string test(void **state) {
    (void) state; /* unused */
    assert string equal(get status code string(0), "Address not found");
    assert_string_equal(get_status_code_string(1), "Connection timed
out");
}
/* This test will fail since the status code of "Connection timed out"
static void string to status code test(void **state) {
    (void) state; /* unused */
    assert int equal(string to status code("Address not found"), 0);
    assert int equal(string to status code("Connection timed out"), 1);
}
int main(void) {
    const struct CMUnitTest tests[] = {
        cmocka unit test(get status code string test),
        cmocka unit test(string to status code test),
    return cmocka run group tests(tests, NULL, NULL);
}
 * Copyright 2008 Google Inc.
* Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 * http://www.apache.org/licenses/LICENSE-2.0
* Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
implied.
 ^{\star} See the License for the specific language governing permissions and
```

```
* limitations under the License.
#include <stddef.h>
#include <stdio.h>
#include <database.h>
#ifdef WIN32
#define snprintf snprintf
#endif /* WIN32 */
DatabaseConnection* connect to customer database(void);
unsigned int get customer id by name (
        DatabaseConnection * const connection,
        const char * const customer name);
/* Connect to the database containing customer information. */
DatabaseConnection* connect to customer database(void) {
    return connect_to_database("customers.abcd.org", 321);
/* Find the ID of a customer by his/her name returning a value > 0 if
 * successful, 0 otherwise. */
unsigned int get_customer_id_by_name(
        DatabaseConnection * const connection,
        const char * const customer name) {
    char query string[256];
    int number of results;
    void **results;
    snprintf(query_string, sizeof(query_string),
             "SELECT ID FROM CUSTOMERS WHERE NAME = %s", customer name);
    number of results = connection->query database(connection,
query string,
                                                    &results);
    if (number of results != 1) {
       return -1;
   return (unsigned int)*((int *)results);
}
* Copyright 2008 Google Inc.
* Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 * http://www.apache.org/licenses/LICENSE-2.0
* Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */
typedef struct KeyValue {
    unsigned int key;
    const char* value;
} KeyValue;
```

```
void set key values (KeyValue * const new key values,
                    const unsigned int new number of key values);
KeyValue* find item by value(const char * const value);
void sort items by key(void);
 * Copyright 2008 Google Inc.
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 * http://www.apache.org/licenses/LICENSE-2.0
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */
#include <stdarg.h>
#include <stddef.h>
#include <setjmp.h>
#include <string.h>
#include <cmocka.h>
#include "key value.h"
static KeyValue key values[] = {
    { 10, "this" },
    { 52, "test" },
    { 20, "a" },
    { 13, "is" },
};
static int create_key_values(void **state) {
    KeyValue * const items = (KeyValue*)test malloc(sizeof(key values));
    memcpy(items, key values, sizeof(key values));
    *state = (void*)items;
    set key values(items, sizeof(key values) / sizeof(key values[0]));
    return 0;
}
static int destroy key values(void **state) {
    test free(*state);
    set key values(NULL, 0);
    return 0;
}
static void test find item by value(void **state) {
    unsigned int i;
    (void) state; /* unused */
    for (i = 0; i < sizeof(key values) / sizeof(key values[0]); i++) {</pre>
```

```
KeyValue * const found =
find item by value(key values[i].value);
        assert_true(found != NULL);
        assert_int_equal(found->key, key_values[i].key);
        assert string equal(found->value, key values[i].value);
    }
}
static void test sort items by key(void **state) {
    unsigned int i;
    KeyValue * const kv = *state;
    sort_items_by_key();
    for (i = 1; i < sizeof(key values) / sizeof(key values[0]); i++) {</pre>
        assert_true(kv[i - 1].key < kv[i].key);</pre>
}
int main(void) {
    const struct CMUnitTest tests[] = {
        cmocka unit test setup teardown (test find item by value,
                                         create key values,
destroy key values),
        cmocka unit test setup teardown (test sort items by key,
                                         create key values,
destroy_key_values),
    };
    return cmocka run group tests(tests, NULL, NULL);
}
 * Copyright 2008 Google Inc.
* Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
* http://www.apache.org/licenses/LICENSE-2.0
 * Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an "AS IS" BASIS,
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */
#include <stdarg.h>
#include <stddef.h>
#include <setjmp.h>
#include <cmocka.h>
#include "assert module.h"
extern void increment value (int * const value);
/* This test case will fail but the assert is caught by run tests() and
the
* next test is executed. */
static void increment value fail(void **state) {
    (void) state;
    increment value(NULL);
```

```
}
/* This test case succeeds since increment value() asserts on the NULL
 * pointer. */
static void increment value assert(void **state) {
    (void) state;
    expect assert failure(increment value(NULL));
/* This test case fails since decrement value() doesn't assert on a NULL
 * pointer. */
static void decrement value fail(void **state) {
    (void) state;
    expect assert failure(decrement value(NULL));
}
int main(void) {
    const struct CMUnitTest tests[] = {
        cmocka unit test(increment value fail),
        cmocka unit test(increment value assert),
        cmocka unit test(decrement value fail),
    return cmocka run group tests(tests, NULL, NULL);
#include <stdarg.h>
#include <stddef.h>
#include <setjmp.h>
#include <cmocka.h>
/* A test case that does nothing and succeeds. */
static void null test success(void **state) {
    (void) state; /* unused */
int main(void) {
    const struct CMUnitTest tests[] = {
        cmocka_unit_test(null_test_success),
    };
    return cmocka run group tests(tests, NULL, NULL);
const char* get status code string(const unsigned int status code);
unsigned int string_to_status_code(const char* const status_code_string);
/*
* Copyright 2008 Google Inc.
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 * http://www.apache.org/licenses/LICENSE-2.0
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
 * See the License for the specific language governing permissions and
 * limitations under the License.
```

```
* /
#ifdef HAVE CONFIG H
#include "config.h"
#endif
#ifdef HAVE MALLOC H
#include <malloc.h>
#endif
#include <sys/types.h>
#include <stdlib.h>
#ifdef UNIT TESTING
extern void* test malloc(const size t size, const char* file, const int
extern void* test calloc(const size t number of elements, const size t
                          const char* file, const int line);
extern void _test_free(void* const ptr, const char* file, const int
line);
#define malloc(size) _test_malloc(size, __FILE__, __LINE__)
#define calloc(num, size) _test_calloc(num, size, __FILE__, __LINE__)
#define free(ptr) test free(ptr, FILE , LINE )
#endif // UNIT TESTING
void leak memory(void);
void buffer overflow(void);
void buffer underflow(void);
void leak memory(void) {
    int * const temporary = (int*)malloc(sizeof(int));
    *temporary = 0;
}
void buffer overflow(void) {
    char * const memory = (char*)malloc(sizeof(int));
    memory[sizeof(int)] = '!';
    free (memory);
}
void buffer underflow(void) {
    char * const memory = (char*)malloc(sizeof(int));
    memory[-1] = '!';
    free (memory);
}
int wrap chef cook(const char *order, char **dish out);
 * Copyright 2013 (c) Andreas Schneider <asn@cynapses.org>
                      Jakub Hrozek <jakub.hrozek@gmail.com>
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 * http://www.apache.org/licenses/LICENSE-2.0
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
implied.
```

```
* See the License for the specific language governing permissions and
 * limitations under the License.
#include <stdarg.h>
#include <stddef.h>
#include <setjmp.h>
#include <cmocka.h>
#include <stdio.h>
#include <errno.h>
#include <stdbool.h>
#include <string.h>
#include "chef.h"
/* This is the real chef, just not implemented yet, currently it always
 * returns ENOSYS
int chef cook(const char *order, char **dish out)
    if (order == NULL || dish out == NULL) return EINVAL;
    return -ENOSYS;
}
/* Print chef return codes as string */
const char *chef strerror(int error)
{
    switch (error) {
    case 0:
       return "Success";
    case -1:
       return "Unknown dish";
    case -2:
       return "Not enough ingredients for the dish";
   return "Unknown error!";
}
 * Copyright 2013 (c) Andreas Schneider <asn@cynapses.org>
                      Jakub Hrozek < jakub.hrozek@gmail.com>
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
* http://www.apache.org/licenses/LICENSE-2.0
 * Unless required by applicable law or agreed to in writing, software
 ^{\star} distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */
#include <errno.h>
```

```
#include <stdbool.h>
#include <stdio.h>
#include <stdlib.h>
#include <string.h>
#include <stdarg.h>
#include <stddef.h>
#include <setimp.h>
#include <cmocka.h>
#include "waiter test wrap.h"
#include "chef.h"
* This is a mocked Chef object. A real Chef would look if he knows
* the dish in some kind of internal database and check his storage for
 * ingredients. This chef simply retrieves this information from the test
 * that is calling him.
 * This object is also wrapped - if any code links with this file and is
* compiled with linker option --wrap chef cook, any calls of that code
* chef cook will end up calling wrap chef cook.
* If for any reason the wrapped function wanted to call the real
chef cook()
* function, it could do so by calling the special symbol
 real chef cook().
 * Please note that when setting return codes for the chef cook function,
* use this wrapper as a parameter for the will return() macro, not the
 * real function.
 * A chef object would return:
 * 0 - cooking dish went fine
 * -1 - unknown dish
 * -2 - ran out of ingredients for the dish
* any other error code -- unexpected error while cooking
* The return codes should be consistent between the real and mocked
objects.
* /
int wrap chef cook(const char *order, char **dish out)
    bool has_ingredients;
    bool knows dish;
    char *dish;
    check expected ptr(order);
    knows dish = mock type(bool);
    if (knows dish == false) {
       return -1;
    }
    has ingredients = mock type(bool);
    if (has ingredients == false) {
        return -2;
    }
```

```
dish = mock ptr type(char *);
    *dish out = strdup(dish);
    if (*dish out == NULL) return ENOMEM;
    return mock type(int);
}
/* Waiter return codes:
* 0 - success
 * -1 - kitchen failed
 * -2 - kitchen succeeded, but cooked a different food
static int waiter process(const char *order, char **dish)
    int rv;
    rv = chef cook(order, dish);
    if (rv != 0) {
        fprintf(stderr, "Chef couldn't cook %s: %s\n",
                order, chef strerror(rv));
        return -1;
    }
    /* Check if we received the dish we wanted from the kitchen */
    if (strcmp(order, *dish) != 0) {
        free(*dish);
        *dish = NULL;
       return -2;
    }
    return 0;
}
static void test order hotdog(void **state)
    int rv;
    char *dish;
    (void) state; /* unused */
    /* We expect the chef to receive an order for a hotdog */
    expect string( wrap chef cook, order, "hotdog");
    /* And we tell the test chef that ke knows how to cook a hotdog
    * and has the ingredients
    */
    will_return(__wrap_chef_cook, true);
    will return ( wrap chef cook, true);
    /* The result will be a hotdog and the cooking process will succeed
* /
    will return( wrap chef cook,
cast ptr to largest integral type("hotdog"));
    will return( wrap chef_cook, 0);
    /* Test the waiter */
    rv = waiter process("hotdog", &dish);
    /* We expect the cook to succeed cooking the hotdog */
    assert int equal(rv, 0);
    /* And actually receive one */
```

```
assert string equal(dish, "hotdog");
    if (dish != NULL) {
        free (dish);
    }
}
static void test bad dish(void **state)
{
    int rv;
    char *dish;
    (void) state; /* unused */
    /* We expect the chef to receive an order for a hotdog */
    expect string( wrap chef cook, order, "hotdog");
    /* And we tell the test chef that ke knows how to cook a hotdog
     * and has the ingredients
     */
    will_return(__wrap_chef_cook, true);
will_return(__wrap_chef_cook, true);
    /* The result will be a burger and the cooking process will succeed.
     * We expect the waiter to handle the bad dish and return an error
     * code
     */
    will return ( wrap chef cook,
cast_ptr_to_largest_integral type("burger"));
    will return( wrap chef cook, 0);
    /* Test the waiter */
    rv = waiter process("hotdog", &dish);
    /* According to the documentation the waiter should return -2 now */
    assert int equal(rv, -2);
    /* And do not give the bad dish to the customer */
    assert null(dish);
}
int main(void)
    const struct CMUnitTest tests[] = {
        cmocka unit test(test order hotdog),
        cmocka unit test(test bad dish),
    };
    return cmocka run group tests(tests, NULL, NULL);
}
 * Copyright 2013 (c) Andreas Schneider <asn@cynapses.org>
                      Jakub Hrozek <jakub.hrozek@gmail.com>
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 * http://www.apache.org/licenses/LICENSE-2.0
* Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
implied.
```

```
* See the License for the specific language governing permissions and
 * limitations under the License.
int chef cook(const char *order, char **dish out);
const char *chef strerror(int error);
* Copyright 2008 Google Inc.
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
* http://www.apache.org/licenses/LICENSE-2.0
* Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
#include <stddef.h>
#include <stdlib.h>
#include <string.h>
#include "key value.h"
static KeyValue *key_values = NULL;
static unsigned int number of key values = 0;
void set_key_values(KeyValue * const new key values,
                    const unsigned int new number of key values) {
    key values = new key values;
    number of key values = new number of key values;
}
/* Compare two key members of KeyValue structures. */
static int key value compare keys (const void *a, const void *b) {
    return (int) ((KeyValue*)a) -> key - (int) ((KeyValue*)b) -> key;
/* Search an array of key value pairs for the item with the specified
value. */
KeyValue* find_item_by_value(const char * const value) {
 unsigned int i;
    for (i = 0; i < number of key values; i++) {
        if (strcmp(key values[i].value, value) == 0) {
            return &key values[i];
        }
    return NULL;
}
/* Sort an array of key value pairs by key. */
void sort items by key(void) {
    qsort(key values, number of key values, sizeof(*key values),
          key value compare keys);
}
/*
```

```
* Copyright 2008 Google Inc.
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 * http://www.apache.org/licenses/LICENSE-2.0
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
void increment_value(int * const value);
void decrement value(int * const value);
* Copyright 2008 Google Inc.
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 * http://www.apache.org/licenses/LICENSE-2.0
* Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
implied.
* See the License for the specific language governing permissions and
 * limitations under the License.
#include <stdarg.h>
#include <stddef.h>
#include <setjmp.h>
#include "cmocka.h"
#include <stdio.h>
#ifdef WIN32
/* Compatibility with the Windows standard C library. */
#define vsnprintf vsnprintf
#endif /* WIN32 *\overline{/}
#define array length(x) (sizeof(x) / sizeof((x)[0]))
/* To simplify this code, these functions and data structures could have
 * separated out from the application example.c into a header shared with
 * test application. However, this example illustrates how it's possible
 * test existing code with little modification. */
typedef int (*BinaryOperator)(int a, int b);
typedef struct OperatorFunction {
     const char* operator;
     BinaryOperator function;
} OperatorFunction;
```

```
extern int add(int a, int b);
extern int subtract(int a, int b);
extern int multiply(int a, int b);
extern int divide(int a, int b);
extern BinaryOperator find operator function by string(
        const size t number of operator functions,
        const OperatorFunction * const operator functions,
        const char* const operator string);
extern int perform operation(
        int number of arguments, char *arguments[],
        const size_t number_of_operator_functions,
        const OperatorFunction * const operator functions,
        int * const number of intermediate values,
        int ** const intermediate values, int * const error occurred);
extern int example main(int argc, char *argv[]);
int example test fprintf(FILE* const file, const char *format, ...)
CMOCKA PRINTF ATTRIBUTE(2, 3);
int example test printf(const char *format, ...)
CMOCKA PRINTF ATTRIBUTE(1, 2);
static char temporary buffer[256];
/* A mock fprintf function that checks the value of strings printed to
* standard error stream. */
int example test fprintf(FILE* const file, const char *format, ...) {
     int return value;
     va list args;
     assert true(file == stderr);
     va start(args, format);
     return value = vsnprintf(temporary buffer,
sizeof(temporary buffer),
                               format, args);
     check expected ptr(temporary buffer);
     va end(args);
     return return_value;
/* A mock printf function that checks the value of strings printed to the
 * standard output stream. */
int example test printf(const char *format, ...) {
     int return value;
     va list args;
     va_start(args, format);
     return value = vsnprintf(temporary buffer,
sizeof(temporary buffer),
                               format, args);
     check_expected_ptr(temporary buffer);
     va end(args);
     return return value;
}
/* A mock binary operator function. */
static int binary operator(int a, int b) {
     check expected(a);
     check expected(b);
     return (int)mock();
}
```

```
/* Ensure add() adds two integers correctly. */
static void test add(void **state) {
        (void) state; /* unused */
     assert int equal (add(3, 3), 6);
     assert int equal (add(3, -3), 0);
}
/* Ensure subtract() subtracts two integers correctly. */
static void test subtract(void **state) {
        (void) state; /* unused */
     assert int equal(subtract(3, 3), 0);
     assert int equal(subtract(3, -3), 6);
}
/* Ensure multiple() mulitplies two integers correctly. */
static void test multiply(void **state) {
        (void) state; /* unused */
     assert int equal(multiply(3, 3), 9);
     assert int equal(multiply(3, 0), 0);
}
/* Ensure divide() divides one integer by another correctly. */
static void test divide(void **state) {
        (void) state; /* unused */
     assert_int_equal(divide(10, 2), 5);
     assert int_equal(divide(2, 10), 0);
}
/* Ensure divide() asserts when trying to divide by zero. */
static void test divide by zero(void **state) {
        (void) state; /* unused */
     expect assert failure(divide(100, 0));
}
/* Ensure find operator function by string() asserts when a NULL pointer
^{\star} specified as the table to search. ^{\star}/
static void test find operator function by string null functions (void
**state) {
        (void) state; /* unused */
     expect_assert_failure(find_operator_function by string(1, NULL,
"test"));
}
/\star Ensure find operator function_by_string() asserts when a NULL pointer
* specified as the string to search for. */
static void test_find_operator_function_by string null string(void
**state) {
     const OperatorFunction operator functions[] = {
           {"+", binary operator},
     } ;
```

```
(void) state; /* unused */
     expect_assert_failure(find_operator_function_by_string(
          array length(operator functions), operator functions, NULL));
}
/* Ensure find operator function by string() returns NULL when a NULL
* is specified as the table to search when the table size is 0. */
static void
test find operator function by string valid null functions (void **state)
        (void) state; /* unused */
     assert null(find operator function by string(0, NULL, "test"));
}
/* Ensure find operator function by string() returns NULL when searching
 * an operator string that isn't in the specified table. */
static void test find operator function by string not found(void **state)
     const OperatorFunction operator functions[] = {
           {"+", binary operator},
           {"-", binary operator},
           {"/", binary operator},
      };
        (void) state; /* unused */
     assert null (find operator function by string (
              array length (operator functions), operator functions,
"test"));
/* Ensure find operator function by string() returns the correct function
when
 * searching for an operator string that is in the specified table. */
static void test find operator function by string found(void **state) {
     const OperatorFunction operator functions[] = {
           {"+", (BinaryOperator) 0x1\overline{2345678},
           {"-", (BinaryOperator) 0xDEADBEEF},
           {"/", (BinaryOperator) 0xABADCAFE},
      };
        (void) state; /* unused */
     assert int equal(
            cast_ptr_to_largest_integral type(
find operator function by string(array length(operator functions),
                                                  operator functions,
                                                  "-")),
          0xDEADBEEF);
/* Ensure perform operation() asserts when a NULL arguments array is
specified. */
static void test perform operation null args(void **state) {
```

```
const OperatorFunction operator functions[] = {
           {"+", binary operator},
     };
     int number_of_intermediate_values;
     int *intermediate values;
     int error occurred;
        (void) state; /* unused */
     expect assert failure(perform operation(
          1, NULL, array length(operator functions), operator functions,
          &number of intermediate values, &intermediate values,
          &error occurred));
}
/* Ensure perform operation() asserts when a NULL operator functions
array is
* specified. */
static void test perform operation null operator functions (void **state)
     const char *args[] = {
           "1", "+", "2", "*", "4"
     int number of intermediate values;
     int *intermediate values;
     int error occurred;
        (void) state; /* unused */
     expect assert failure(perform operation(
          array length(args), (char **) args, 1, NULL,
&number of intermediate values,
          &intermediate values, &error occurred));
}
/* Ensure perform operation() asserts when a NULL pointer is specified
 * number_of_intermediate values. */
static void
test perform operation null number of intermediate values(void **state) {
     const OperatorFunction operator functions[] = {
           {"+", binary operator},
     };
     const char *args[] = {
           "1", "+", "2", "*", "4"
     } ;
     int *intermediate values;
     int error occurred;
        (void) state; /* unused */
     expect assert failure(perform operation(
          array_length(args), (char **) args, 1, operator_functions,
NULL,
          &intermediate values, &error occurred));
/* Ensure perform operation() asserts when a NULL pointer is specified
for
* intermediate values. */
```

```
static void test perform operation null intermediate values (void **state)
     const OperatorFunction operator functions[] = {
           {"+", binary operator},
     };
     const char *args[] = {
          "1", "+", "2", "*", "4"
     int number of intermediate values;
     int error occurred;
        (void) state; /* unused */
     expect assert failure(perform operation(
         array_length(args), (char **) args,
array length (operator functions),
         operator_functions, &number_of_intermediate values, NULL,
         &error occurred));
}
/* Ensure perform operation() returns 0 when no arguments are specified.
static void test_perform operation no arguments(void **state) {
     int number of intermediate values;
     int *intermediate values;
     int error occurred;
        (void) state; /* unused */
     assert int equal(perform operation(
         0, NULL, 0, NULL, &number of intermediate values,
&intermediate values,
         &error occurred), 0);
     assert_int_equal(error_occurred, 0);
/* Ensure perform operation() returns an error if the first argument
isn't
* an integer string. */
static void test perform operation first arg not integer (void **state) {
     const OperatorFunction operator functions[] = {
           {"+", binary operator},
     };
     const char *args[] = {
           "test", "+", "2", "*", "4"
     } ;
     int number_of_intermediate_values;
     int *intermediate values;
     int error occurred;
        (void) state; /* unused */
     expect_string(example test fprintf, temporary buffer,
                    "Unable to parse integer from argument test\n");
     assert_int_equal(perform operation(
         array length(args), (char **) args,
array length (operator functions),
         operator functions, &number of intermediate values,
         &intermediate values, &error occurred), 0);
```

```
assert int equal(error occurred, 1);
/* Ensure perform operation() returns an error when parsing an unknown
* operator. */
static void test perform operation unknown operator(void **state) {
     const OperatorFunction operator functions[] = {
           {"+", binary operator},
     };
     const char *args[] = {
           "1", "*", "2", "*", "4"
     };
     int number of intermediate values;
     int *intermediate values;
     int error occurred;
        (void) state; /* unused */
     expect string(example test fprintf, temporary buffer,
                    "Unknown operator *, argument 1\n");
     assert_int_equal(perform operation(
         array length(args), (char **) args,
array length (operator functions),
         operator functions, &number of intermediate values,
         &intermediate values, &error occurred), 0);
     assert int equal(error occurred, 1);
/* Ensure perform operation() returns an error when nothing follows an
* operator. */
static void test perform operation missing argument(void **state) {
     const OperatorFunction operator functions[] = {
           {"+", binary operator},
     };
     const char *args[] = {
           "1", "+",
     } ;
     int number_of_intermediate values;
     int *intermediate values;
     int error occurred;
        (void) state; /* unused */
     expect string(example test fprintf, temporary buffer,
                    "Binary operator + missing argument\n");
     assert int equal(perform operation(
         array length(args), (char **) args,
array length (operator functions),
         operator functions, &number of intermediate values,
         &intermediate values, &error occurred), 0);
     assert int equal(error occurred, 1);
/* Ensure perform operation() returns an error when an integer doesn't
follow
* an operator. */
static void test perform operation no integer after operator(void
**state) {
```

```
const OperatorFunction operator functions[] = {
           {"+", binary operator},
     };
     const char *args[] = {
           "1", "+", "test",
     int number of intermediate values;
     int *intermediate values;
     int error occurred;
        (void) state; /* unused */
     expect string(example test fprintf, temporary buffer,
                    "Unable to parse integer test of argument 2\n");
     assert int equal(perform operation(
         array length(args), (char **) args,
array length (operator functions),
         operator functions, &number of intermediate values,
         &intermediate_values, &error occurred), 0);
     assert int equal(error occurred, 1);
}
/* Ensure perform operation() succeeds given valid input parameters. */
static void test perform operation(void **state) {
     const OperatorFunction operator functions[] = {
           {"+", binary operator},
           {"*", binary operator},
     };
     const char *args[] = {
           "1", "+", "3", "*", "10",
     } ;
     int number of intermediate values;
     int *intermediate values = NULL;
     int error occurred;
        (void) state; /* unused */
     /* Setup return values of mock operator functions. */
     /* Addition. */
     expect value (binary operator, a, 1);
     expect value(binary operator, b, 3);
     will return (binary operator, 4);
     /* Multiplication. */
     expect_value(binary_operator, a, 4);
     expect value (binary operator, b, 10);
     will return(binary operator, 40);
     assert int equal(perform operation(
         array length(args), (char **) args,
array length (operator functions),
         operator functions, &number of intermediate values,
         &intermediate values, &error occurred), 40);
     assert int equal(error occurred, 0);
     assert non null(intermediate values);
     assert int equal(intermediate values[0], 4);
     assert int equal(intermediate values[1], 40);
```

```
test free(intermediate values);
}
/* Ensure main() in example.c succeeds given no arguments. */
static void test_example main no args(void **state) {
     const char *args[] = {
           "example",
     };
        (void) state; /* unused */
     assert int equal(example main(array length(args), (char **) args),
0);
}
/* Ensure main() in example.c succeeds given valid input arguments. */
static void test example main(void **state) {
     const char *args[] = {
           "example", "1", "+", "3", "*", "10",
     };
        (void) state; /* unused */
     expect string(example test printf, temporary buffer, "1\n");
     expect string(example test printf, temporary buffer, " + 3 =
4 \n");
     expect_string(example_test printf, temporary buffer, " * 10 =
40\n");
     expect string(example test printf, temporary buffer, "= 40\n");
     assert int equal(example main(array length(args), (char **) args),
0);
int main(void) {
     const struct CMUnitTest tests[] = {
           cmocka unit test(test add),
           cmocka unit test(test subtract),
           cmocka unit test(test multiply),
           cmocka unit test(test divide),
           cmocka unit test(test divide by zero),
     cmocka unit test(test find operator function by string null functio
ns),
     cmocka unit test(test find operator function by string null string)
     cmocka unit test(test find operator function by string valid null f
unctions),
     cmocka unit test(test find operator function by string not found),
           cmocka unit test(test find operator function by string found),
           cmocka_unit_test(test_perform_operation null args),
     cmocka unit test(test perform operation null operator functions),
```

```
cmocka unit test(test perform operation null number of intermediate
_values),
     cmocka unit test(test perform operation null intermediate values),
           cmocka unit test(test perform operation no arguments),
     cmocka unit test(test perform operation first arg not integer),
           cmocka unit test(test perform operation unknown operator),
           cmocka unit test(test perform operation missing argument),
     cmocka unit test(test perform operation no integer after operator),
           cmocka unit test(test perform operation),
           cmocka unit test(test example main no args),
           cmocka unit test(test example main),
     };
     return cmocka_run_group_tests(tests, NULL, NULL);
}
* Copyright 2008 Google Inc.
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 * http://www.apache.org/licenses/LICENSE-2.0
* Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
implied.
* See the License for the specific language governing permissions and
 * limitations under the License.
#include <stdarg.h>
#include <stddef.h>
#include <setjmp.h>
#include <cmocka.h>
#include <database.h>
extern DatabaseConnection* connect to product database(void);
/* Mock connect to database function.
* NOTE: This mock function is very general could be shared between tests
 * that use the imaginary database.h module. */
DatabaseConnection* connect to database(const char * const url,
                                        const unsigned int port) {
    check expected ptr(url);
    check expected(port);
    return (DatabaseConnection*)((size t)mock());
}
static void test connect to product database(void **state) {
    (void) state; /* unused */
    expect string(connect to database, url, "products.abcd.org");
    expect value (connect to database, port, 322);
    will return (connect to database, 0xDA7ABA53);
    assert int equal((size t)connect to product database(), 0xDA7ABA53);
}
```

```
/* This test will fail since the expected URL is different to the URL
that is
* passed to connect to database() by connect to product database(). */
static void test connect to product database bad url(void **state) {
    (void) state; /* unused */
    expect string(connect to database, url, "products.abcd.com");
    expect_value(connect_to_database, port, 322);
    will return(connect to database, 0xDA7ABA53);
    assert int equal((size t)connect to product database(), 0xDA7ABA53);
}
/* This test will fail since the mock connect to database() will attempt
* retrieve a value for the parameter port which isn't specified by this
* test function. */
static void test connect to product database missing parameter (void
**state) {
    (void) state; /* unused */
    expect string(connect to database, url, "products.abcd.org");
    will return(connect to database, 0xDA7ABA53);
    assert int equal((size t)connect to product database(), 0xDA7ABA53);
}
int main(void) {
    const struct CMUnitTest tests[] = {
        cmocka_unit_test(test_connect_to_product_database),
        cmocka unit test(test connect to product database bad url),
cmocka unit test(test connect to product database missing parameter),
   return cmocka run group tests(tests, NULL, NULL);
}
/*
* Copyright 2008 Google Inc.
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
* You may obtain a copy of the License at
* http://www.apache.org/licenses/LICENSE-2.0
* Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
implied.
* See the License for the specific language governing permissions and
* limitations under the License.
*/
#include <string.h>
#include "assert macro.h"
static const char* status code strings[] = {
    "Address not found",
    "Connection dropped",
    "Connection timed out",
};
```

```
const char* get status code string(const unsigned int status code) {
   return status code strings[status code];
unsigned int string to status code (const char* const status code string)
    unsigned int i;
    for (i = 0; i < sizeof(status code strings) /</pre>
                    sizeof(status_code strings[0]); i++) {
        if (strcmp(status code strings[i], status code string) == 0) {
            return i;
        }
    }
    return ~0U;
}
 * Copyright 2008 Google Inc.
* Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
* http://www.apache.org/licenses/LICENSE-2.0
* Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
/* A calculator example used to demonstrate the cmocka testing library.
#ifdef HAVE CONFIG H
#include "config.h"
#endif
#include <assert.h>
#ifdef HAVE MALLOC H
#include <malloc.h>
#endif
#include <stdio.h>
#include <stdlib.h>
#include <string.h>
/* If this is being built for a unit test. */
#ifdef UNIT TESTING
/\star Redirect printf to a function in the test application so it's possible
* test the standard output. */
#ifdef printf
#undef printf
#endif /* printf */
extern int example test printf(const char *format, ...);
#define printf example test printf
extern void print message(const char *format, ...);
```

```
/* Redirect fprintf to a function in the test application so it's
possible to
* test error messages. */
#ifdef fprintf
#undef fprintf
#endif /* fprintf */
#define fprintf example test fprintf
extern int example test fprintf(FILE * const file, const char *format,
...);
/* Redirect assert to mock assert() so assertions can be caught by
cmocka. */
#ifdef assert
#undef assert
#endif /* assert */
#define assert(expression) \
   mock assert((int)(expression), #expression, __FILE__,
void mock assert(const int result, const char* expression, const char
*file.
                const int line);
/* Redirect calloc and free to test calloc() and test free() so cmocka
* check for memory leaks. */
#ifdef calloc
#undef calloc
#endif /* calloc */
#define calloc(num, size) test calloc(num, size, FILE , LINE )
#ifdef free
#undef free
#endif /* free */
#define free(ptr) test free(ptr, FILE , LINE )
void* _test_calloc(const size_t number_of_elements, const size t size,
                   const char* file, const int line);
void test free(void* const ptr, const char* file, const int line);
int example main(int argc, char *argv[]);
/* main is defined in the unit test so redefine name of the the main
function
* here. */
#define main example main
/* All functions in this object need to be exposed to the test
application,
* so redefine static to nothing. */
#define static
#endif /* UNIT TESTING */
/* A binary arithmetic integer operation (add, subtract etc.) */
typedef int (*BinaryOperator)(int a, int b);
/* Structure which maps operator strings to functions. */
typedef struct OperatorFunction {
    const char* operator;
   BinaryOperator function;
} OperatorFunction;
```

```
BinaryOperator find_operator_function_by_string(
        const size_t number_of_operator_functions,
        const OperatorFunction * const operator functions,
        const char* const operator string);
int perform operation (
        int number of arguments, char *arguments[],
        const size_t number_of_operator_functions,
        const OperatorFunction * const operator functions,
        int * const number of intermediate values,
        int ** const intermediate_values, int * const error_occurred);
static int add(int a, int b);
static int subtract(int a, int b);
static int multiply(int a, int b);
static int divide(int a, int b);
/* Associate operator strings to functions. */
static OperatorFunction operator function map[] = {
    {"+", add},
    {"-", subtract},
    {"*", multiply},
    {"/", divide},
};
static int add(int a, int b) {
    return a + b;
static int subtract(int a, int b) {
   return a - b;
static int multiply(int a, int b) {
   return a * b;
}
static int divide(int a, int b) {
    assert(b); /* Check for divide by zero. */
    return a / b;
/* Searches the specified array of operator functions for the function
* associated with the specified operator string. This function returns
 * function associated with operator string if successful, NULL
otherwise.
* /
BinaryOperator find operator function by string(
        const size t number of operator functions,
        const OperatorFunction * const operator functions,
        const char* const operator string) {
    size t i;
    assert(!number of operator functions || operator functions);
    assert(operator string != NULL);
    for (i = 0; i < number of operator functions; i++) {</pre>
        const OperatorFunction *const operator function =
```

```
&operator functions[i];
        if (strcmp(operator function->operator, operator string) == 0) {
            return operator function->function;
    }
    return NULL;
}
/* Perform a series of binary arithmetic integer operations with no
operator
* precedence.
 ^{\star} The input expression is specified by arguments which is an array of
* containing number of arguments strings. Operators invoked by the
expression
 * are specified by the array operator functions containing
 * number of operator functions, OperatorFunction structures. The value
of
* each binary operation is stored in a pointer returned to
intermediate values
 * which is allocated by malloc().
* If successful, this function returns the integer result of the
* If an error occurs while performing the operation error occurred is
set to
 * 1, the operation is aborted and 0 is returned.
int perform_operation(
        int number of arguments, char *arguments[],
        const size t number of operator functions,
        const OperatorFunction * const operator functions,
        int * const number of intermediate values,
        int ** const intermediate_values, int * const error_occurred) {
    char *end of integer;
    int value;
    int i;
    assert(!number_of_arguments || arguments);
    assert(!number_of_operator functions || operator functions);
    assert(error occurred != NULL);
    assert (number of intermediate values != NULL);
    assert(intermediate values != NULL);
    *error occurred = 0;
    *number of intermediate values = 0;
    *intermediate_values = NULL;
    if (!number of arguments)
        return 0;
    /* Parse the first value. */
    value = (int)strtol(arguments[0], &end of integer, 10);
    if (end of integer == arguments[0]) {
        /* If an error occurred while parsing the integer. */
        fprintf(stderr, "Unable to parse integer from argument %s\n",
                arguments[0]);
        *error occurred = 1;
        return 0;
    /* Allocate an array for the output values. */
```

```
*intermediate values = calloc(((number of arguments - 1) / 2),
                                  sizeof(**intermediate values));
    i = 1;
    while (i < number of arguments) {
        int other value;
        const char* const operator string = arguments[i];
        const BinaryOperator function = find operator function by string(
            number of operator functions, operator functions,
operator string);
        int * const intermediate value =
            &((*intermediate values)[*number of intermediate values]);
        (*number of intermediate values) ++;
        if (!function) {
            fprintf(stderr, "Unknown operator %s, argument %d\n",
                    operator_string, i);
            *error occurred = 1;
           break;
        }
        i ++;
        if (i == number of arguments) {
            fprintf(stderr, "Binary operator %s missing argument\n",
                    operator string);
            *error occurred = 1;
            break;
        }
        other value = (int)strtol(arguments[i], &end of integer, 10);
        if (end of integer == arguments[i]) {
            /* If an error occurred while parsing the integer. */
            fprintf(stderr, "Unable to parse integer %s of argument
%d\n",
                    arguments[i], i);
            *error occurred = 1;
            break;
        }
        i ++;
        /* Perform the operation and store the intermediate value. */
        *intermediate value = function(value, other value);
        value = *intermediate value;
    if (*error occurred) {
        free(*intermediate_values);
        *intermediate values = NULL;
        *number of intermediate values = 0;
        return 0;
   return value;
int main(int argc, char *argv[]) {
    int return value;
    int number of intermediate values;
    int *intermediate values;
    /* Peform the operation. */
    const int result = perform operation(
        argc - 1, &argv[1],
```

```
sizeof(operator function map) / sizeof(operator function map[0]),
        operator function map, &number of intermediate values,
        &intermediate_values, &return_value);
    /* If no errors occurred display the result. */
    if (!return value && argc > 1) {
        int i;
        int intermediate value index = 0;
        printf("%s\n", argv[1]);
        for (i = 2; i < argc; i += 2) {
            assert(intermediate value index <
number_of_intermediate_values);
            printf(" %s %s = %d\n", argv[i], argv[i + 1],
                   intermediate values[intermediate value index++]);
        printf("= %d\n", result);
    if (intermediate values) {
        free(intermediate values);
    return return value;
}
* Copyright 2008 Google Inc.
* Copyright 2014-2015 Andreas Schneider <asn@cryptomilk.org>
* Copyright 2015
                  Jakub Hrozek <jakub.hrozek@posteo.se>
* Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
* You may obtain a copy of the License at
* http://www.apache.org/licenses/LICENSE-2.0
* Unless required by applicable law or agreed to in writing, software
^{\star} distributed under the License is distributed on an "AS IS" BASIS,
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
implied.
* See the License for the specific language governing permissions and
* limitations under the License.
#ifdef HAVE CONFIG H
#include "config.h"
#endif
#ifdef HAVE MALLOC H
#include <malloc.h>
#endif
#ifdef HAVE INTTYPES H
#include <inttypes.h>
#endif
#ifdef HAVE_SIGNAL_H
#include <signal.h>
#endif
#ifdef HAVE STRINGS H
#include <strings.h>
#endif
```

```
#include <stdint.h>
#include <setjmp.h>
#include <stdarg.h>
#include <stddef.h>
#include <stdio.h>
#include <stdlib.h>
#include <string.h>
#include <time.h>
 * This allows to add a platform specific header file. Some embedded
platforms
 * sometimes miss certain types and definitions.
 * Example:
 * typedef unsigned long int uintptr t
 * #define _UINTPTR_T 1
 * #define _UINTPTR_T DEFINED 1
#ifdef CMOCKA PLATFORM INCLUDE
# include "cmocka platform.h"
#endif /* CMOCKA PLATFORM INCLUDE */
#include <cmocka.h>
#include <cmocka private.h>
/* Size of guard bytes around dynamically allocated blocks. */
#define MALLOC_GUARD_SIZE 16
/* Pattern used to initialize guard blocks. */
#define MALLOC GUARD PATTERN 0xEF
/* Pattern used to initialize memory allocated with test malloc(). */
#define MALLOC ALLOC PATTERN 0xBA
#define MALLOC FREE PATTERN 0xCD
/* Alignment of allocated blocks. NOTE: This must be base2. */
#define MALLOC ALIGNMENT sizeof(size t)
/* Printf formatting for source code locations. */
#define SOURCE LOCATION FORMAT "%s:%u"
#if defined(HAVE GCC THREAD LOCAL STORAGE)
# define CMOCKA THREAD thread
#elif defined(HAVE MSVC THREAD LOCAL STORAGE)
# define CMOCKA_THREAD __declspec(thread)
#else
# define CMOCKA_THREAD
#endif
#ifdef HAVE CLOCK GETTIME REALTIME
#define CMOCKA CLOCK GETTIME(clock id, ts) clock gettime((clock id),
(ts))
#else
#define CMOCKA CLOCK GETTIME(clock id, ts)
#endif
#ifndef MAX
\#define MAX(a,b) ((a) < (b) ? (b) : (a))
#endif
```

```
/**
* POSIX has sigsetjmp/siglongjmp, while Windows only has setjmp/longjmp.
#ifdef HAVE SIGLONGJMP
# define cm jmp buf
                              sigjmp buf
# define cm_setjmp(env)
                              sigsetjmp(env, 1)
# define cm longjmp(env, val) siglongjmp(env, val)
#else
                               jmp buf
# define cm jmp buf
#endif
 * Declare and initialize the pointer member of ValuePointer variable
name
 * with ptr.
#define declare initialize value pointer pointer(name, ptr) \
   ValuePointer name ; \
   name.value = 0; \
   name.x.pointer = (void*)(ptr)
 * Declare and initialize the value member of ValuePointer variable name
 * with val.
 */
#define declare initialize value pointer value(name, val) \
    ValuePointer name ; \
    name.value = val
/* Cast a LargestIntegralType to pointer type via a ValuePointer. */
#define cast largest integral type to pointer( \
    pointer type, largest integral type) \
    ((pointer type) ((ValuePointer*) & (largest integral type)) ->x.pointer)
/* Used to cast LargetIntegralType to void* and vice versa. */
typedef union ValuePointer {
   LargestIntegralType value;
#if defined(WORDS BIGENDIAN) && (WORDS SIZEOF VOID P == 4)
       unsigned int padding;
#endif
       void *pointer;
    } x;
} ValuePointer;
/* Doubly linked list node. */
typedef struct ListNode {
   const void *value;
   int refcount;
    struct ListNode *next;
    struct ListNode *prev;
} ListNode;
/* Debug information for malloc(). */
typedef struct MallocBlockInfo {
   void* block;
                             /* Address of the block returned by
malloc(). */
```

```
size t allocated size;
                             /* Total size of the allocated block. */
                             /* Request block size. */
    size t size;
    ListNode node;
                             /* Node within list of all allocated
blocks. */
} MallocBlockInfo;
/* State of each test. */
typedef struct TestState {
    const ListNode *check point; /* Check point of the test if there's a
                                /* setup function. */
    void *state;
                                /* State associated with the test. */
} TestState;
/* Determines whether two values are the same. */
typedef int (*EqualityFunction)(const void *left, const void *right);
/* Value of a symbol and the place it was declared. */
typedef struct SymbolValue {
    SourceLocation location;
    LargestIntegralType value;
} SymbolValue;
 * Contains a list of values for a symbol.
 * NOTE: Each structure referenced by symbol values list head must have a
 * SourceLocation as its' first member.
typedef struct SymbolMapValue {
    const char *symbol name;
    ListNode symbol values list head;
} SymbolMapValue;
/* Where a particular ordering was located and its symbol name */
typedef struct FuncOrderingValue {
    SourceLocation location;
    const char * function;
} FuncOrderingValue;
/* Used by list free() to deallocate values referenced by list nodes. */
typedef void (*CleanupListValue) (const void *value, void
*cleanup value data);
/* Structure used to check the range of integer types.a */
typedef struct CheckIntegerRange {
    CheckParameterEvent event;
    LargestIntegralType minimum;
   LargestIntegralType maximum;
} CheckIntegerRange;
/* Structure used to check whether an integer value is in a set. */
typedef struct CheckIntegerSet {
   CheckParameterEvent event;
    const LargestIntegralType *set;
    size t size of set;
} CheckIntegerSet;
/* Used to check whether a parameter matches the area of memory
referenced by
```

```
* this structure. */
typedef struct CheckMemoryData {
    CheckParameterEvent event;
    const void *memory;
    size t size;
} CheckMemoryData;
static ListNode* list initialize(ListNode * const node);
static ListNode* list_add(ListNode * const head, ListNode *new_node);
static ListNode* list add value (ListNode * const head, const void *value,
                                     const int count);
static ListNode* list remove(
    ListNode * const node, const CleanupListValue cleanup value,
    void * const cleanup value data);
static void list remove free (
    ListNode * const node, const CleanupListValue cleanup value,
    void * const cleanup_value_data);
static int list empty(const ListNode * const head);
static int list find(
    ListNode * const head, const void *value,
    const EqualityFunction equal func, ListNode **output);
static int list first(ListNode * const head, ListNode **output);
static ListNode* list free(
    ListNode * const head, const CleanupListValue cleanup value,
    void * const cleanup_value_data);
static void add symbol value(
    ListNode * const symbol map head, const char * const symbol names[],
    const size t number of symbol names, const void* value, const int
count);
static int get_symbol_value(
    ListNode * const symbol map head, const char * const symbol names[],
    const size t number of symbol names, void **output);
static void free value (const void *value, void *cleanup value data);
static void free symbol map value(
    const void *value, void *cleanup value data);
static void remove always return values (ListNode * const map head,
                                        const size t
number of symbol names);
static int check for leftover values list(const ListNode * head,
    const char * const error message);
static int check_for_leftover_values(
    const ListNode * const map head, const char * const error_message,
    const size t number of symbol names);
static void remove always return values from list(ListNode * const
map head);
 * This must be called at the beginning of a test to initialize some data
 * structures.
static void initialize testing(const char *test name);
/* This must be called at the end of a test to free() allocated
static void teardown testing(const char *test name);
```

```
static enum cm message output cm get output (void);
static int cm error message enabled = 1;
static CMOCKA THREAD char *cm error message;
void cm_print_error(const char * const format, ...)
CMOCKA PRINTF ATTRIBUTE(1, 2);
* Keeps track of the calling context returned by setenv() so that the
 * method can jump out of a test.
static CMOCKA THREAD cm jmp buf global run test env;
static CMOCKA THREAD int global running test = 0;
/* Keeps track of the calling context returned by setenv() so that */
/* mock assert() can optionally jump back to expect assert failure(). */
jmp buf global expect assert env;
int global expecting assert = 0;
const char *global last failed assert = NULL;
static int global skip test;
/* Keeps a map of the values that functions will have to return to
provide */
/* mocked interfaces. */
static CMOCKA THREAD ListNode global function result map head;
/* Location of the last mock value returned was declared. */
static CMOCKA THREAD SourceLocation global last mock value location;
/* Keeps a map of the values that functions expect as parameters to their
* mocked interfaces. */
static CMOCKA THREAD ListNode global function parameter map head;
/* Location of last parameter value checked was declared. */
static CMOCKA THREAD SourceLocation global last parameter location;
/* List (acting as FIFO) of call ordering. */
static CMOCKA_THREAD ListNode global_call_ordering_head;
/* Location of last call ordering that was declared. */
static CMOCKA THREAD SourceLocation global last call ordering location;
/* List of all currently allocated blocks. */
static CMOCKA THREAD ListNode global allocated blocks;
static enum cm message output global msg output = CM OUTPUT STDOUT;
#ifndef WIN32
/* Signals caught by exception handler(). */
static const int exception signals[] = {
    SIGFPE,
    SIGILL,
    SIGSEGV,
#ifdef SIGBUS
    SIGBUS,
#endif
#ifdef SIGSYS
    SIGSYS,
#endif
};
```

```
/* Default signal functions that should be restored after a test is
complete. */
typedef void (*SignalFunction) (int signal);
static SignalFunction default signal functions[
    ARRAY SIZE (exception signals)];
#else /* WIN32 */
/* The default exception filter. */
static LPTOP LEVEL EXCEPTION FILTER previous exception filter;
/* Fatal exceptions. */
typedef struct ExceptionCodeInfo {
    DWORD code;
    const char* description;
} ExceptionCodeInfo;
#define EXCEPTION CODE INFO(exception code) {exception code,
#exception code}
static const ExceptionCodeInfo exception codes[] = {
    EXCEPTION CODE INFO (EXCEPTION ACCESS VIOLATION),
    EXCEPTION_CODE_INFO(EXCEPTION ARRAY BOUNDS EXCEEDED),
    EXCEPTION CODE INFO (EXCEPTION DATATYPE MISALIGNMENT),
    EXCEPTION CODE INFO (EXCEPTION FLT DENORMAL OPERAND),
    EXCEPTION_CODE_INFO(EXCEPTION_FLT_DIVIDE BY ZERO),
    EXCEPTION CODE INFO (EXCEPTION FLT INEXACT RESULT),
    EXCEPTION CODE INFO (EXCEPTION FLT INVALID OPERATION),
    EXCEPTION CODE INFO (EXCEPTION FLT OVERFLOW),
    EXCEPTION CODE INFO (EXCEPTION FLT STACK CHECK),
    EXCEPTION_CODE_INFO(EXCEPTION FLT UNDERFLOW),
    EXCEPTION CODE INFO (EXCEPTION GUARD PAGE),
    EXCEPTION CODE INFO (EXCEPTION ILLEGAL INSTRUCTION),
    EXCEPTION CODE INFO (EXCEPTION INT DIVIDE BY ZERO),
    EXCEPTION CODE INFO (EXCEPTION INT OVERFLOW),
    EXCEPTION CODE INFO (EXCEPTION INVALID DISPOSITION),
    EXCEPTION_CODE_INFO(EXCEPTION_INVALID_HANDLE),
    EXCEPTION_CODE_INFO(EXCEPTION_IN_PAGE_ERROR),
    EXCEPTION_CODE_INFO(EXCEPTION_NONCONTINUABLE_EXCEPTION),
    EXCEPTION CODE INFO (EXCEPTION PRIV INSTRUCTION),
    EXCEPTION CODE INFO (EXCEPTION STACK OVERFLOW),
};
#endif /* ! WIN32 */
enum CMUnitTestStatus {
    CM TEST NOT STARTED,
    CM TEST PASSED,
    CM TEST FAILED,
    CM TEST ERROR,
    CM TEST SKIPPED,
};
struct CMUnitTestState {
    const ListNode *check point; /* Check point of the test if there's a
setup function. */
    const struct CMUnitTest *test; /* Point to array element in the tests
we get passed */
   void *state; /* State associated with the test */
    const char *error message; /* The error messages by the test */
    enum CMUnitTestStatus status; /* PASSED, FAILED, ABORT ... */
```

```
double runtime; /* Time calculations */
};
/* Exit the currently executing test. */
static void exit test(const int quit application)
    const char *abort test = getenv("CMOCKA TEST ABORT");
    if (abort test != NULL && abort test[0] == '1') {
        print error("%s", cm error message);
        abort();
    } else if (global running test) {
        cm longjmp(global run test env, 1);
    } else if (quit application) {
       exit(-1);
}
void skip(const char * const file, const int line)
    cm print error (SOURCE LOCATION FORMAT ": Skipped!\n", file, line);
    global skip test = 1;
    exit test(1);
/* Initialize a SourceLocation structure. */
static void initialize source location(SourceLocation * const location) {
    assert non null(location);
    location->file = NULL;
    location->line = 0;
}
/* Determine whether a source location is currently set. */
static int source location is set(const SourceLocation * const location)
    assert non null(location);
    return location->file && location->line;
}
/* Set a source location. */
static void set source location(
    SourceLocation * const location, const char * const file,
    const int line) {
    assert_non null(location);
    location->file = file;
    location->line = line;
}
static int c strreplace(char *src,
                        size_t src_len,
                        const char *pattern,
                        const char *repl,
                        int *str replaced)
{
    char *p = NULL;
    p = strstr(src, pattern);
```

```
if (p == NULL) {
       return -1;
    do {
        size t of = p - src;
        size t l = strlen(src);
        size_t pl = strlen(pattern);
        size t rl = strlen(repl);
        /* overflow check */
        if (src len \le l + MAX(pl, rl) + 1) {
            return -1;
        }
        if (rl != pl) {
            memmove(src + of + rl, src + of + pl, l - of - pl + 1);
        strncpy(src + of, repl, rl);
        if (str replaced != NULL) {
            *str replaced = 1;
        p = strstr(src, pattern);
    } while (p != NULL);
    return 0;
}
/* Create function results and expected parameter lists. */
void initialize testing(const char *test name) {
    (void) test name;
    list initialize(&global function result map head);
    initialize source location(&global last mock value location);
    list initialize(&global function parameter map head);
    initialize_source_location(&global_last_parameter_location);
    list_initialize(&global_call_ordering_head);
    initialize_source_location(&global_last_parameter_location);
}
static void fail if leftover values(const char *test name) {
    int error occurred = 0;
    (void) test_name;
    remove_always_return_values(&global_function_result_map_head, 1);
    if (check for leftover values(
            &global function result map head,
            "%s() has remaining non-returned values.\n", 1)) {
        error occurred = 1;
    }
    remove_always_return_values(&global_function_parameter_map_head, 2);
    if (check_for_leftover_values(
            &global function parameter map head,
            "%s parameter still has values that haven't been checked.\n",
2)) {
        error occurred = 1;
    }
```

```
remove_always_return_values_from_list(&global_call_ordering_head);
    if (check for leftover values list(&global call ordering head,
        "%s function was expected to be called but was not not.\n")) {
        error occurred = 1;
    }
    if (error occurred) {
        exit test(1);
    }
}
static void teardown testing(const char *test name) {
    (void) test name;
    list free (&global function result map head, free symbol map value,
              (void*)0);
    initialize source location(&global last mock value location);
    list_free(&global_function_parameter_map_head, free_symbol_map_value,
              (void*)1);
    initialize source location(&global last parameter location);
    list free (&global call ordering head, free value,
              (void*)0);
    initialize source location(&global last call ordering location);
}
/* Initialize a list node. */
static ListNode* list initialize(ListNode * const node) {
    node->value = NULL;
    node->next = node;
    node->prev = node;
    node->refcount = 1;
    return node;
}
 * Adds a value at the tail of a given list.
 * The node referencing the value is allocated from the heap.
static ListNode* list add value(ListNode * const head, const void *value,
                                      const int refcount) {
    ListNode * const new node = (ListNode*)malloc(sizeof(ListNode));
    assert non null(head);
    assert non null(value);
    new node->value = value;
    new node->refcount = refcount;
    return list add(head, new node);
}
/* Add new node to the end of the list. */
static ListNode* list add(ListNode * const head, ListNode *new node) {
    assert non null(head);
    assert non null (new node);
    new node->next = head;
    new node->prev = head->prev;
    head->prev->next = new node;
    head->prev = new node;
    return new node;
}
```

```
/* Remove a node from a list. */
static ListNode* list_remove(
        ListNode * const node, const CleanupListValue cleanup value,
        void * const cleanup value data) {
    assert non null(node);
    node->prev->next = node->next;
    node->next->prev = node->prev;
    if (cleanup value) {
        cleanup value(node->value, cleanup value data);
   return node;
}
/* Remove a list node from a list and free the node. */
static void list remove free (
        ListNode * const node, const CleanupListValue cleanup value,
        void * const cleanup value data) {
    assert non null(node);
    free(list_remove(node, cleanup_value, cleanup value data));
}
* Frees memory kept by a linked list The cleanup value function is
called for
* every "value" field of nodes in the list, except for the head. In
addition
 * to each list value, cleanup_value_data is passed to each call to
 * cleanup value. The head of the list is not deallocated.
static ListNode* list free(
        ListNode * const head, const CleanupListValue cleanup value,
        void * const cleanup value data) {
    assert non null(head);
    while (!list empty(head)) {
        list_remove_free(head->next, cleanup_value, cleanup_value data);
   return head;
}
/* Determine whether a list is empty. */
static int list empty(const ListNode * const head) {
    assert_non_null(head);
    return head->next == head;
}
 * Find a value in the list using the equal func to compare each node
with the
 * value.
static int list find(ListNode * const head, const void *value,
                     const EqualityFunction equal func, ListNode
**output) {
    ListNode *current;
    assert non null(head);
```

```
for (current = head->next; current != head; current = current->next)
{
        if (equal func(current->value, value)) {
            *output = current;
            return 1;
        }
    }
    return 0;
}
/* Returns the first node of a list */
static int list first(ListNode * const head, ListNode **output) {
    ListNode *target node;
    assert non null(head);
    if (list empty(head)) {
        return 0;
    target node = head->next;
    *output = target node;
    return 1;
}
/* Deallocate a value referenced by a list. */
static void free value(const void *value, void *cleanup value data) {
    (void) cleanup value data;
    assert non null(value);
    free((void*) value);
}
/* Releases memory associated to a symbol map value. */
static void free_symbol_map_value(const void *value,
                                  void *cleanup value data) {
    SymbolMapValue * const map value = (SymbolMapValue*) value;
    const LargestIntegralType children =
cast_ptr_to_largest_integral_type(cleanup_value_data);
    assert non null(value);
    list_free(&map_value->symbol_values_list_head,
              children ? free symbol map value : free value,
              (void *) ((uintptr t)children - 1));
    free (map value);
}
 * Determine whether a symbol name referenced by a symbol map value
matches the
* specified function name.
*/
static int symbol names match(const void *map value, const void *symbol)
    return !strcmp(((SymbolMapValue*)map value)->symbol name,
                   (const char*)symbol);
}
* Adds a value to the queue of values associated with the given
hierarchy of
* symbols. It's assumed value is allocated from the heap.
```

```
*/
static void add_symbol_value(ListNode * const symbol_map_head,
                             const char * const symbol_names[],
                             const size_t number_of_symbol names,
                             const void* value, const int refcount) {
    const char* symbol name;
    ListNode *target node;
    SymbolMapValue *target map value;
    assert non null(symbol map head);
    assert non null(symbol names);
    assert true (number of symbol names);
    symbol name = symbol names[0];
    if (!list find(symbol map head, symbol name, symbol names match,
                   &target node)) {
        SymbolMapValue * const new symbol map value =
            (SymbolMapValue*)malloc(sizeof(*new_symbol_map_value));
        new symbol map value->symbol name = symbol name;
        list initialize (&new symbol map value->symbol values list head);
        target node = list add value(symbol map head,
new symbol map value,
                                           1);
    }
    target map value = (SymbolMapValue*)target node->value;
    if (number of symbol names == 1) {
            list add value(&target map value->symbol values list head,
                                value, refcount);
    } else {
        add symbol value(&target map value->symbol values list head,
                         &symbol names[1], number of symbol names - 1,
value,
                         refcount);
    }
 * Gets the next value associated with the given hierarchy of symbols.
 * The value is returned as an output parameter with the function
returning the
 * node's old refcount value if a value is found, 0 otherwise. This
means that
 * a return value of 1 indicates the node was just removed from the list.
static int get_symbol_value(
        ListNode * const head, const char * const symbol names[],
        const size t number of symbol names, void **output) {
    const char* symbol name;
    ListNode *target node;
    assert non null(head);
    assert non null(symbol names);
    assert true (number of symbol names);
    assert non null(output);
    symbol name = symbol names[0];
    if (list find(head, symbol name, symbol names match, &target node)) {
        SymbolMapValue *map value;
        ListNode *child list;
        int return value = 0;
```

```
assert non null(target node);
        assert non null(target node->value);
        map value = (SymbolMapValue*)target node->value;
        child list = &map value->symbol values list head;
        if (number of symbol names == 1) {
            ListNode *value node = NULL;
            return value = list first(child list, &value node);
            assert true(return value);
            *output = (void*) value node->value;
            return value = value node->refcount;
            if (value node->refcount - 1 == 0) \{
                list remove free(value_node, NULL, NULL);
            } else if (value node->refcount > WILL RETURN ONCE) {
                --value node->refcount;
        } else {
            return value = get symbol value(
                child list, &symbol names[1], number of symbol names - 1,
                output);
        if (list empty(child list)) {
            list remove free (target node, free symbol map value,
(void*)0);
        return return value;
    } else {
        cm print error("No entries for symbol %s.\n", symbol name);
    return 0;
}
/**
 * Taverse a list of nodes and remove first symbol value in list that has
 * refcount < -1 (i.e. should always be returned and has been returned at
 * least once).
static void remove always return values from list(ListNode * const
map head)
    ListNode * current = NULL;
    ListNode * next = NULL;
    assert non null (map head);
    for (current = map head->next, next = current->next;
            current != map head;
            current = next, next = current->next) {
        if (current->refcount < -1) {
            list remove free (current, free value, NULL);
        }
    }
}
 * Traverse down a tree of symbol values and remove the first symbol
value
 * in each branch that has a refcount < -1 (i.e should always be returned
```

```
* and has been returned at least once).
static void remove_always_return_values(ListNode * const map_head,
                                         const size t
number of symbol names) {
    ListNode *current;
    assert non null (map head);
    assert true (number of symbol names);
    current = map head->next;
    while (current != map_head) {
        SymbolMapValue * const value = (SymbolMapValue*)current->value;
        ListNode * const next = current->next;
        ListNode *child list;
        assert non null(value);
        child list = &value->symbol values list head;
        if (!list_empty(child_list)) {
            if (number of symbol names == 1) {
                ListNode * const child node = child list->next;
                /* If this item has been returned more than once, free
it. */
                if (child node->refcount < -1) {
                    list remove free (child node, free value, NULL);
                }
            } else {
                remove always return values (child list,
                                             number of symbol names - 1);
            }
        }
        if (list empty(child list)) {
            list_remove_free(current, free_value, NULL);
        }
        current = next;
    }
static int check_for_leftover_values_list(const ListNode * head,
                                           const char * const
error message)
    ListNode *child node;
    int leftover count = 0;
    if (!list empty(head))
        for (child_node = head->next; child_node != head;
                 child node = child_node->next, ++leftover_count) {
            const FuncOrderingValue *const o =
                    (const FuncOrderingValue*) child node->value;
            cm print error(error message, o->function);
            cm print error(SOURCE LOCATION FORMAT
                    ": note: remaining item was declared here\n",
                    o->location.file, o->location.line);
        }
    return leftover count;
}
/*
```

```
* Checks if there are any leftover values set up by the test that were
never
 * retrieved through execution, and fail the test if that is the case.
static int check for leftover values(
        const ListNode * const map head, const char * const
error message,
        const size t number of symbol names) {
    const ListNode *current;
    int symbols with leftover values = 0;
    assert non_null(map_head);
    assert true(number of symbol names);
    for (current = map head->next; current != map_head;
         current = current->next) {
        const SymbolMapValue * const value =
            (SymbolMapValue*) current->value;
        const ListNode *child list;
        assert_non null(value);
        child list = &value->symbol values list head;
        if (!list empty(child list)) {
            if (number_of_symbol_names == 1) {
                const ListNode *child node;
                cm_print_error(error_message, value->symbol_name);
                for (child_node = child list->next; child node !=
child list;
                     child node = child node->next) {
                    const SourceLocation * const location =
                         (const SourceLocation*) child node->value;
                    cm print error (SOURCE LOCATION FORMAT
                                    ": note: remaining item was declared
here\n",
                                    location->file, location->line);
                }
            } else {
                cm_print_error("%s.", value->symbol_name);
                check_for_leftover_values(child_list, error message,
                                           number of symbol names - 1);
            symbols with leftover values ++;
        }
    return symbols with leftover values;
}
/* Get the next return value for the specified mock function. */
LargestIntegralType mock(const char * const function, const char* const
file,
                          const int line) {
    void *result;
    const int rc = get_symbol_value(&global_function_result_map_head,
                                     &function, 1, &result);
    if (rc) {
        SymbolValue * const symbol = (SymbolValue*)result;
        const LargestIntegralType value = symbol->value;
        global last mock value location = symbol->location;
        if (rc == 1) {
```

```
free(symbol);
        }
        return value;
    } else {
        cm print error(SOURCE LOCATION FORMAT ": error: Could not get
value "
                       "to mock function %s\n", file, line, function);
        if (source location is set(&global last mock value location)) {
            cm print error (SOURCE LOCATION FORMAT
                            ": note: Previously returned mock value was
declared here\n",
                           global last mock value location.file,
                           global last mock value location.line);
        } else {
            cm print error("There were no previously returned mock values
for "
                           "this test.\n");
        exit test(1);
    return 0;
}
/* Ensure that function is being called in proper order */
void function called (const char *const function,
                      const char *const file,
                      const int line)
{
    ListNode *first value node = NULL;
    ListNode *value node = NULL;
    FuncOrderingValue *expected call;
    int rc;
    rc = list_first(&global_call_ordering head, &value node);
    first value node = value node;
    if (rc) {
        int cmp;
        expected call = (FuncOrderingValue *) value node->value;
        cmp = strcmp(expected call->function, function);
        if (value node->refcount < -1) {
            /*
             * Search through value nodes until either function is found
or
             * encounter a non-zero refcount greater than -2
             */
            if (cmp != 0) {
                value node = value node->next;
                expected call = (FuncOrderingValue *)value node->value;
                cmp = strcmp(expected call->function, function);
                while (value node->refcount < -1 &&
                       cmp != 0 &&
                       value node != first value node->prev) {
                    value node = value node->next;
                    if (value node == \overline{NULL}) {
                        break;
                    expected call = (FuncOrderingValue *)value node-
>value;
```

```
if (expected call == NULL) {
                        continue;
                    cmp = strcmp(expected call->function, function);
                }
                if (value node == first value node->prev) {
                    cm print error (SOURCE LOCATION FORMAT
                                    ": error: No expected mock calls
matching "
                                    "called() invocation in %s",
                                    file, line,
                                    function);
                    exit test(1);
                }
            }
        }
        if (cmp == 0) {
            if (value node->refcount > -2 && --value node->refcount == 0)
{
                list remove free (value node, free value, NULL);
            }
        } else {
            cm_print_error(SOURCE LOCATION FORMAT
                            ": error: Expected call to %s but received
called() "
                            "in %s\n",
                            file, line,
                            expected call->function,
                            function);
            exit test(1);
        }
    } else {
        cm_print_error(SOURCE_LOCATION FORMAT
                        ": error: No mock calls expected but called() was
                        "invoked in s\n",
                        file, line,
                        function);
        exit test(1);
    }
/* Add a return value for the specified mock function name. */
void _will_return(const char * const function_name, const char * const
file,
                  const int line, const LargestIntegralType value,
                  const int count) {
    SymbolValue * const return value =
        (SymbolValue*) malloc(sizeof(*return value));
    assert true(count != 0);
    return value->value = value;
    set_source_location(&return_value->location, file, line);
    add symbol value(&global function result map head, &function name, 1,
                     return value, count);
}
```

/*

```
* Add a custom parameter checking function. If the event parameter is
NULL
* the event structure is allocated internally by this function.
event
 * parameter is provided it must be allocated on the heap and doesn't
need to
 * be deallocated by the caller.
 */
void expect check(
        const char* const function, const char* const parameter,
        const char* const file, const int line,
        const CheckParameterValue check function,
        const LargestIntegralType check data,
        CheckParameterEvent * const event, const int count) {
    CheckParameterEvent * const check =
        event ? event : (CheckParameterEvent*)malloc(sizeof(*check));
    const char* symbols[] = {function, parameter};
    check->parameter name = parameter;
    check->check value = check function;
    check->check value data = check data;
    set source location(&check->location, file, line);
    add symbol value (&global function parameter map head, symbols, 2,
check,
                     count);
}
 * Add an call expectations that a particular function is called
correctly.
 * This is used for code under test that makes calls to several functions
 * in depended upon components (mocks).
 */
void expect function call(
    const char * const function name,
    const char * const file,
    const int line,
    const int count)
{
    FuncOrderingValue *ordering;
    assert non null(function name);
    assert non null(file);
    assert true(count != 0);
    ordering = (FuncOrderingValue *)malloc(sizeof(*ordering));
    set source location(&ordering->location, file, line);
    ordering->function = function name;
    list add value(&global call ordering head, ordering, count);
}
/* Returns 1 if the specified values are equal. If the values are not
egual
 * an error is displayed and 0 is returned. */
static int values equal display error(const LargestIntegralType left,
                                      const LargestIntegralType right) {
    const int equal = left == right;
    if (!equal) {
```

```
cm print error(LargestIntegralTypePrintfFormat " != "
                       LargestIntegralTypePrintfFormat "\n", left,
right);
    return equal;
}
* Returns 1 if the specified values are not equal. If the values are
* an error is displayed and 0 is returned. */
static int values not equal display error(const LargestIntegralType left,
                                          const LargestIntegralType
right) {
    const int not equal = left != right;
    if (!not equal) {
        cm_print_error(LargestIntegralTypePrintfFormat " == "
                       LargestIntegralTypePrintfFormat "\n", left,
right);
   return not equal;
 * Determine whether value is contained within check integer set.
* If invert is 0 and the value is in the set 1 is returned, otherwise 0
 * returned and an error is displayed. If invert is 1 and the value is
not.
* in the set 1 is returned, otherwise 0 is returned and an error is
* displayed.
*/
static int value_in_set_display error(
        const LargestIntegralType value,
        const CheckIntegerSet * const check integer set, const int
invert) {
    int succeeded = invert;
    assert non null(check integer set);
        const LargestIntegralType * const set = check integer set->set;
        const size t size of set = check integer set->size of set;
        size t i;
        for (i = 0; i < size of set; i++) {
            if (set[i] == value) {
                /* If invert = 0 and item is found, succeeded = 1. */
                /* If invert = 1 and item is found, succeeded = 0. */
                succeeded = !succeeded;
                break;
            }
        if (succeeded) {
            return 1;
        cm print error(LargestIntegralTypePrintfFormatDecimal
                       " is %\sin the set (",
                       value, invert ? "" : "not ");
        for (i = 0; i < size of set; i++) {
            cm_print_error(LargestIntegralTypePrintfFormat ", ", set[i]);
        }
```

```
cm print error(")\n");
   return 0;
}
* Determine whether a value is within the specified range. If the value
* within the specified range 1 is returned. If the value isn't within
the
 * specified range an error is displayed and 0 is returned.
static int integer in range display error (
        const LargestIntegralType value, const LargestIntegralType
range_min,
       const LargestIntegralType range max) {
    if (value >= range min && value <= range max) {
       return 1;
    cm print error(LargestIntegralTypePrintfFormatDecimal
                   " is not within the range "
                   LargestIntegralTypePrintfFormatDecimal "-"
                   LargestIntegralTypePrintfFormatDecimal "\n",
                   value, range_min, range_max);
   return 0;
}
 * Determine whether a value is within the specified range. If the value
* is not within the range 1 is returned. If the value is within the
 * specified range an error is displayed and zero is returned.
static int integer not in range display error (
        const LargestIntegralType value, const LargestIntegralType
range min,
       const LargestIntegralType range max) {
    if (value < range min || value > range max) {
       return 1;
    cm print error(LargestIntegralTypePrintfFormatDecimal
                   " is within the range "
                   LargestIntegralTypePrintfFormatDecimal "-"
                   LargestIntegralTypePrintfFormatDecimal "\n",
                   value, range min, range max);
    return 0;
}
* Determine whether the specified strings are equal. If the strings are
 * 1 is returned. If they're not equal an error is displayed and 0 is
 * returned.
static int string equal display error(
       const char * const left, const char * const right) {
    if (strcmp(left, right) == 0) {
       return 1;
```

```
cm_print_error("\"%s\" != \"%s\"\n", left, right);
    return 0;
}
* Determine whether the specified strings are equal. If the strings are
* equal 1 is returned. If they're not equal an error is displayed and 0
* returned
static int string not equal display error(
       const char * const left, const char * const right) {
    if (strcmp(left, right) != 0) {
       return 1;
    }
    cm print error("\"%s\" == \"%s\"\n", left, right);
    return 0;
}
* Determine whether the specified areas of memory are equal. If they're
* 1 is returned otherwise an error is displayed and 0 is returned.
static int memory equal display error(const char* const a, const char*
const b,
                                      const size t size) {
    int differences = 0;
    size t i;
    for (i = 0; i < size; i++) {
        const char l = a[i];
        const char r = b[i];
        if (l != r) {
            cm print error("difference at offset %" PRIdS " 0x%02x
0x%02x\n'',
                           i, 1, r);
            differences ++;
        }
    if (differences) {
        cm print error("%d bytes of %p and %p differ\n",
                       differences, (void *)a, (void *)b);
        return 0;
    }
   return 1;
}
* Determine whether the specified areas of memory are not equal. If
they're
* not equal 1 is returned otherwise an error is displayed and 0 is
* returned.
* /
static int memory not equal display error(
        const char* const a, const char* const b, const size t size) {
```

```
size t same = 0;
    size t i;
    for (i = 0; i < size; i++) {
        const char l = a[i];
        const char r = b[i];
        if (l == r) {
           same ++;
        }
    }
    if (same == size) {
        cm print error("%"PRIdS "bytes of %p and %p the same\n",
                       same, (void *)a, (void *)b);
        return 0;
    }
    return 1;
}
/* CheckParameterValue callback to check whether a value is within a set.
*/
static int check in set(const LargestIntegralType value,
                        const LargestIntegralType check value data) {
    return value in set display error (value,
        cast_largest_integral_type_to_pointer(CheckIntegerSet*,
                                               check value data), 0);
}
/* CheckParameterValue callback to check whether a value isn't within a
set. */
static int check_not_in set(const LargestIntegralType value,
                            const LargestIntegralType check value data) {
    return value in set display error (value,
        cast largest integral type to pointer(CheckIntegerSet*,
                                               check value data), 1);
}
/* Create the callback data for check in set() or check not in set() and
* register a check event. */
static void expect set(
        const char* const function, const char* const parameter,
        const char* const file, const int line,
        const LargestIntegralType values[], const size t
number of values,
        const CheckParameterValue check_function, const int count) {
    CheckIntegerSet * const check integer set =
        (CheckIntegerSet*) malloc(sizeof(*check integer set) +
               (sizeof(values[0]) * number of values));
    LargestIntegralType * const set = (LargestIntegralType*)(
        check integer set + 1);
    declare initialize value pointer pointer (check data,
check integer set);
    assert non null(values);
    assert true(number of values);
    memcpy(set, values, number_of_values * sizeof(values[0]));
    check integer set->set = set;
    check integer set->size of set = number of values;
    _expect_check(
        function, parameter, file, line, check function,
```

```
check data.value, &check integer set->event, count);
}
/* Add an event to check whether a value is in a set. */
void expect in set(
        const char* const function, const char* const parameter,
        const char* const file, const int line,
        const LargestIntegralType values[], const size t
number of values,
       const int count) {
    expect set(function, parameter, file, line, values, number of values,
               check in set, count);
}
/* Add an event to check whether a value isn't in a set. */
void expect not in set(
        const char* const function, const char* const parameter,
        const char* const file, const int line,
        const LargestIntegralType values[], const size t
number of values,
       const int count) {
    expect set(function, parameter, file, line, values, number of values,
               check not in set, count);
}
/* CheckParameterValue callback to check whether a value is within a
range. */
static int check in range(const LargestIntegralType value,
                          const LargestIntegralType check value data) {
    CheckIntegerRange * const check integer range =
        cast largest integral type to pointer(CheckIntegerRange*,
                                              check value data);
    assert non null(check integer range);
    return integer in range display error(value, check integer range-
>minimum,
                                          check integer range->maximum);
}
/* CheckParameterValue callback to check whether a value is not within a
range. */
static int check_not_in_range(const LargestIntegralType value,
                              const LargestIntegralType check value data)
{
    CheckIntegerRange * const check integer range =
        cast largest integral type to pointer (CheckIntegerRange*,
                                              check value data);
    assert non null(check integer range);
    return integer not in range display error (
        value, check integer range->minimum, check integer range-
>maximum);
}
/* Create the callback data for check in range() or check not in range()
and
* register a check event. */
```

```
static void expect range (
        const char* const function, const char* const parameter,
        const char* const file, const int line,
        const LargestIntegralType minimum, const LargestIntegralType
maximum,
        const CheckParameterValue check function, const int count) {
    CheckIntegerRange * const check integer range =
        (CheckIntegerRange*) malloc(sizeof(*check integer range));
    declare initialize value pointer pointer (check data,
check integer range);
    check integer range->minimum = minimum;
    check_integer_range->maximum = maximum;
    expect check (function, parameter, file, line, check function,
                  check data.value, &check integer range->event, count);
}
/* Add an event to determine whether a parameter is within a range. */
void expect in range(
        const char* const function, const char* const parameter,
        const char* const file, const int line,
        const LargestIntegralType minimum, const LargestIntegralType
maximum,
       const int count) {
    expect range (function, parameter, file, line, minimum, maximum,
                 check in range, count);
}
/* Add an event to determine whether a parameter is not within a range.
*/
void expect not in range(
        const char* const function, const char* const parameter,
        const char* const file, const int line,
        const LargestIntegralType minimum, const LargestIntegralType
maximum,
       const int count) {
    expect_range(function, parameter, file, line, minimum, maximum,
                 check not in range, count);
}
/* CheckParameterValue callback to check whether a value is equal to an
 * expected value. */
static int check value (const LargestIntegralType value,
                       const LargestIntegralType check_value_data) {
    return values equal display error (value, check value data);
}
/* Add an event to check a parameter equals an expected value. */
void expect value(
        const char* const function, const char* const parameter,
        const char* const file, const int line,
        const LargestIntegralType value, const int count) {
    expect check(function, parameter, file, line, check value, value,
NULL,
                  count);
}
```

```
/\star CheckParameterValue callback to check whether a value is not equal to
an
* expected value. */
static int check not value(const LargestIntegralType value,
                           const LargestIntegralType check value data) {
    return values not equal display error (value, check value data);
}
/* Add an event to check a parameter is not equal to an expected value.
* /
void expect not value(
        const char* const function, const char* const parameter,
        const char* const file, const int line,
        const LargestIntegralType value, const int count) {
    _expect_check(function, parameter, file, line, check_not_value,
value,
                 NULL, count);
}
/* CheckParameterValue callback to check whether a parameter equals a
static int check_string(const LargestIntegralType value,
                        const LargestIntegralType check value data) {
    return string equal display error(
        cast_largest_integral_type_to_pointer(char*, value),
        cast_largest_integral_type_to_pointer(char*, check value data));
}
/* Add an event to check whether a parameter is equal to a string. */
void expect string(
        const char* const function, const char* const parameter,
        const char* const file, const int line, const char* string,
        const int count) {
    declare_initialize_value_pointer_pointer(string_pointer,
                                             discard const(string));
    _expect_check(function, parameter, file, line, check string,
                  string pointer.value, NULL, count);
}
/* CheckParameterValue callback to check whether a parameter is not
equals to
* a string. */
static int check_not_string(const LargestIntegralType value,
                            const LargestIntegralType check value data) {
    return string not equal display error(
        cast largest integral type to pointer(char*, value),
        cast largest integral type to pointer(char*, check value data));
}
/* Add an event to check whether a parameter is not equal to a string. */
void expect not string(
       const char* const function, const char* const parameter,
        const char* const file, const int line, const char* string,
        const int count) {
```

```
declare_initialize_value_pointer_pointer(string_pointer,
                                             discard const(string));
    _expect_check(function, parameter, file, line, check not string,
                  string pointer.value, NULL, count);
/* CheckParameterValue callback to check whether a parameter equals an
area of
* memory. */
static int check_memory(const LargestIntegralType value,
                        const LargestIntegralType check value data) {
    CheckMemoryData * const check =
cast largest integral type to pointer(
        CheckMemoryData*, check value data);
    assert non null(check);
    return memory equal display error(
        cast_largest_integral_type_to_pointer(const char*, value),
        (const char*)check->memory, check->size);
}
/* Create the callback data for check memory() or check not memory() and
* register a check event. */
static void expect memory setup(
        const char* const function, const char* const parameter,
        const char* const file, const int line,
        const void * const memory, const size_t size,
        const CheckParameterValue check function, const int count) {
    CheckMemoryData * const check data =
        (CheckMemoryData*)malloc(sizeof(*check data) + size);
    void * const mem = (void*) (check data + 1);
    declare initialize value pointer pointer (check data pointer,
check data);
    assert non null (memory);
    assert true(size);
    memcpy (mem, memory, size);
    check data->memory = mem;
    check_data->size = size;
    expect check(function, parameter, file, line, check function,
                  check data pointer.value, &check data->event, count);
}
/* Add an event to check whether a parameter matches an area of memory.
* /
void _expect_memory(
        const char* const function, const char* const parameter,
        const char* const file, const int line, const void* const memory,
        const size t size, const int count) {
    expect_memory_setup(function, parameter, file, line, memory, size,
                        check memory, count);
}
/* CheckParameterValue callback to check whether a parameter is not equal
* an area of memory. */
static int check not memory(const LargestIntegralType value,
                            const LargestIntegralType check value data) {
```

```
CheckMemoryData * const check =
cast largest integral type to pointer(
        CheckMemoryData*, check value data);
    assert non null(check);
    return memory not equal display error(
        cast largest integral type to pointer(const char*, value),
        (const char*)check->memory,
        check->size);
}
/* Add an event to check whether a parameter doesn't match an area of
memory. */
void expect not memory(
        const char* const function, const char* const parameter,
        const char* const file, const int line, const void* const memory,
        const size t size, const int count) {
    expect_memory_setup(function, parameter, file, line, memory, size,
                        check not memory, count);
}
/st CheckParameterValue callback that always returns 1. st/
static int check any (const LargestIntegralType value,
                     const LargestIntegralType check value data) {
    (void) value;
    (void) check value data;
    return 1;
}
/* Add an event to allow any value for a parameter. */
void expect any(
        const char* const function, const char* const parameter,
        const char* const file, const int line, const int count) {
    expect check(function, parameter, file, line, check any, 0, NULL,
                  count);
}
void check expected(
       const char * const function name, const char * const
parameter name,
        const char* file, const int line, const LargestIntegralType
value) {
    void *result;
    const char* symbols[] = {function name, parameter name};
    const int rc = get symbol value(&global function parameter map head,
                                     symbols, 2, &result);
    if (rc) {
        CheckParameterEvent * const check = (CheckParameterEvent*)result;
        int check succeeded;
        global_last_parameter location = check->location;
        check succeeded = check->check value(value, check-
>check value data);
        if (rc == 1) {
            free (check);
        if (!check succeeded) {
            cm print error (SOURCE LOCATION FORMAT
```

```
": error: Check of parameter %s, function %s
failed\n"
                           SOURCE LOCATION FORMAT
                           ": note: Expected parameter declared here\n",
                           file, line,
                           parameter name, function name,
                           global last parameter location.file,
                           global last parameter location.line);
            fail(file, line);
        }
    } else {
       cm print error(SOURCE LOCATION FORMAT ": error: Could not get
value "
                    "to check parameter %s of function %s\n", file, line,
                    parameter name, function name);
        if (source location is set(&global last parameter location)) {
            cm print error(SOURCE LOCATION FORMAT
                        ": note: Previously declared parameter value was
declared here\n",
                        global last parameter location.file,
                        global_last_parameter_location.line);
        } else {
            cm print error ("There were no previously declared parameter
values "
                        "for this test.\n");
        exit test(1);
    }
}
/* Replacement for assert. */
void mock assert(const int result, const char* const expression,
                 const char* const file, const int line) {
    if (!result) {
        if (global_expecting_assert) {
            global_last_failed_assert = expression;
            longjmp(global_expect_assert_env, result);
        } else {
            cm print error("ASSERT: %s\n", expression);
            fail(file, line);
        }
    }
}
void assert true(const LargestIntegralType result,
                  const char * const expression,
                  const char * const file, const int line) {
    if (!result) {
        cm print error("%s\n", expression);
        fail(file, line);
    }
}
void _assert_return_code(const LargestIntegralType result,
                         size t rlen,
                         const LargestIntegralType error,
                         const char * const expression,
                         const char * const file,
```

```
const int line)
{
    LargestIntegralType valmax;
    switch (rlen) {
    case 1:
        valmax = 255;
        break:
    case 2:
        valmax = 32767;
        break;
    case 4:
        valmax = 2147483647;
        break;
    case 8:
    default:
        if (rlen > sizeof(valmax)) {
            valmax = 2147483647;
        } else {
            valmax = 9223372036854775807L;
        break;
    }
    if (result > valmax - 1) {
        if (error > 0) {
            cm print error("%s < 0, errno("
                           LargestIntegralTypePrintfFormatDecimal "):
%s\n",
                            expression, error, strerror((int)error));
            cm print error("%s < 0\n", expression);</pre>
        _fail(file, line);
void _assert_int_equal(
        const LargestIntegralType a, const LargestIntegralType b,
        const char * const file, const int line) {
    if (!values equal display error(a, b)) {
        fail(file, line);
}
void assert int not equal(
        const LargestIntegralType a, const LargestIntegralType b,
        const char * const file, const int line) {
    if (!values not equal display error(a, b)) {
        fail(file, line);
}
void assert string equal(const char * const a, const char * const b,
                          const char * const file, const int line) {
    if (!string equal display error(a, b)) {
        fail(file, line);
```

```
}
void assert string not equal(const char * const a, const char * const b,
                              const char *file, const int line) {
    if (!string_not_equal_display_error(a, b)) {
        _fail(file, line);
    }
}
void assert memory equal(const void * const a, const void * const b,
                          const size t size, const char* const file,
                          const int line) {
    if (!memory_equal_display_error((const char*)a, (const char*)b,
size)) {
        fail(file, line);
void assert memory not equal(const void * const a, const void * const b,
                              const size t size, const char* const file,
                              const int line) {
    if (!memory not equal display error((const char*)a, (const char*)b,
                                         size)) {
        fail(file, line);
    }
}
void _assert_in_range(
        const LargestIntegralType value, const LargestIntegralType
minimum,
        const LargestIntegralType maximum, const char* const file,
        const int line) {
    if (!integer_in_range_display_error(value, minimum, maximum)) {
        _fail(file, line);
    }
}
void assert not in range(
        const LargestIntegralType value, const LargestIntegralType
minimum,
        const LargestIntegralType maximum, const char* const file,
        const int line) {
    if (!integer not in range display error(value, minimum, maximum)) {
        fail(file, line);
    }
}
void assert in set(const LargestIntegralType value,
                    const LargestIntegralType values[],
                    const size t number of values, const char* const
file,
                    const int line) {
    CheckIntegerSet check integer set;
    check integer set.set = values;
    check integer set.size of set = number of values;
```

```
if (!value_in_set_display_error(value, &check_integer_set, 0)) {
        fail(file, line);
}
void assert not in set(const LargestIntegralType value,
                        const LargestIntegralType values[],
                        const size t number of values, const char* const
file,
                        const int line) {
    CheckIntegerSet check integer set;
    check_integer_set.set = values;
    check integer set.size of set = number of values;
    if (!value in set display error(value, &check integer set, 1)) {
        fail(file, line);
    }
}
/* Get the list of allocated blocks. */
static ListNode* get allocated blocks list() {
    /* If it initialized, initialize the list of allocated blocks. */
    if (!global allocated blocks.value) {
        list initialize(&global allocated blocks);
        global allocated blocks.value = (void*)1;
    return &global allocated blocks;
static void *libc malloc(size t size)
#undef malloc
   return malloc(size);
#define malloc test malloc
static void libc free (void *ptr)
#undef free
   free (ptr);
#define free test free
static void *libc realloc(void *ptr, size t size)
#undef realloc
    return realloc(ptr, size);
#define realloc test_realloc
static void vcm print error(const char* const format,
                            va list args) CMOCKA PRINTF ATTRIBUTE(1, 0);
/* It's important to use the libc malloc and free here otherwise
 * the automatic free of leaked blocks can reap the error messages
static void vcm print error(const char* const format, va list args)
    char buffer[1024];
    size t msg len = 0;
```

```
va list ap;
    int len;
    va_copy(ap, args);
    len = vsnprintf(buffer, sizeof(buffer), format, args);
    if (len < 0) {
        /* TODO */
        goto end;
    }
    if (cm error message == NULL) {
        /* CREATE MESSAGE */
        cm error message = libc malloc(len + 1);
        if (cm error message == NULL) {
            /* TODO */
            goto end;
        }
    } else {
        /* APPEND MESSAGE */
        char *tmp;
        msg len = strlen(cm error message);
        tmp = libc realloc(cm error message, msg len + len + 1);
        if (tmp == NULL) {
            goto end;
        }
        cm error message = tmp;
    }
    if (((size t)len) < sizeof(buffer)) {</pre>
        /* Use len + 1 to also copy '\0' */
        memcpy(cm_error_message + msg_len, buffer, len + 1);
    } else {
        vsnprintf(cm error message + msg len, len, format, ap);
end:
    va_end(ap);
static void vcm free error(char *err msg)
    libc free (err msg);
/* Use the real malloc in this function. */
#undef malloc
void* test malloc(const size t size, const char* file, const int line) {
    char* ptr;
    MallocBlockInfo *block info;
    ListNode * const block list = get allocated blocks list();
    const size_t allocate_size = size + (MALLOC GUARD SIZE * 2) +
        sizeof(*block_info) + MALLOC_ALIGNMENT;
    char* const block = (char*)malloc(allocate size);
    assert non null(block);
    /* Calculate the returned address. */
    ptr = (char*)(((size t)block + MALLOC GUARD SIZE +
sizeof(*block info) +
```

}

```
MALLOC ALIGNMENT) & ~ (MALLOC ALIGNMENT - 1));
    /* Initialize the guard blocks. */
    memset(ptr - MALLOC GUARD SIZE, MALLOC GUARD PATTERN,
MALLOC GUARD SIZE);
    memset(ptr + size, MALLOC GUARD PATTERN, MALLOC GUARD SIZE);
    memset(ptr, MALLOC ALLOC PATTERN, size);
    block info = (MallocBlockInfo*) (ptr - (MALLOC GUARD SIZE +
                                              sizeof(*block info)));
    set source location(&block info->location, file, line);
    block info->allocated size = allocate size;
    block info->size = size;
    block info->block = block;
    block info->node.value = block info;
    list add(block list, &block info->node);
    return ptr;
#define malloc test malloc
void* test calloc(const size t number of elements, const size t size,
                   const char* file, const int line) {
    void* const ptr = test malloc(number of elements * size, file,
line);
    if (ptr) {
        memset(ptr, 0, number of elements * size);
    return ptr;
}
/* Use the real free in this function. */
#undef free
void test free(void* const ptr, const char* file, const int line) {
    unsigned int i;
    char *block = discard const p(char, ptr);
    MallocBlockInfo *block info;
    if (ptr == NULL) {
       return;
    }
     assert true (cast ptr to largest integral type (ptr), "ptr", file,
line);
    block info = (MallocBlockInfo*) (block - (MALLOC GUARD SIZE +
                                                sizeof(*block info)));
    /* Check the guard blocks. */
        char *guards[2] = {block - MALLOC GUARD SIZE,
                           block + block info->size);
        for (i = 0; i < ARRAY SIZE(guards); i++) {</pre>
            unsigned int j;
            char * const guard = guards[i];
            for (j = 0; j < MALLOC GUARD SIZE; j++) {
                const char diff = guard[j] - MALLOC GUARD PATTERN;
                if (diff) {
                    cm print error(SOURCE LOCATION FORMAT
                                    ": error: Guard block of %p size=%lu
is corrupt\n"
```

```
SOURCE LOCATION FORMAT ": note:
allocated here at %p\n",
                                    file, line,
                                    ptr, (unsigned long)block info->size,
                                    block info->location.file, block info-
>location.line,
                                    (void *)&guard[j]);
                    fail(file, line);
                }
            }
        }
    list remove(&block info->node, NULL, NULL);
    block = discard const p(char, block info->block);
    memset(block, MALLOC_FREE_PATTERN, block_info->allocated_size);
    free (block);
#define free test free
#undef realloc
void * test realloc(void *ptr,
                   const size t size,
                   const char *file,
                   const int line)
{
    MallocBlockInfo *block info;
    char *block = ptr;
    size_t block_size = size;
    void *new;
    if (ptr == NULL) {
       return _test_malloc(size, file, line);
    if (size == 0) {
        _test_free(ptr, file, line);
        return NULL;
    block info = (MallocBlockInfo*) (block - (MALLOC GUARD SIZE +
                                              sizeof(*block info)));
    new = test malloc(size, file, line);
    if (new == NULL) {
        return NULL;
    }
    if (block info->size < size) {
       block size = block info->size;
    }
    memcpy(new, ptr, block size);
    /* Free previous memory */
    test free (ptr, file, line);
    return new;
#define realloc test realloc
```

```
/* Crudely checkpoint the current heap state. */
static const ListNode* check_point_allocated_blocks() {
    return get allocated blocks list()->prev;
/* Display the blocks allocated after the specified check point. This
 * function returns the number of blocks displayed. */
static int display_allocated_blocks(const ListNode * const check point) {
    const ListNode * const head = get_allocated_blocks_list();
    const ListNode *node;
    int allocated blocks = 0;
    assert non null(check point);
    assert non null(check point->next);
    for (node = check_point->next; node != head; node = node->next) {
        const MallocBlockInfo * const block info =
            (const MallocBlockInfo*)node->value;
        assert non null(block info);
        if (!allocated blocks) {
            cm print error("Blocks allocated...\n");
        cm_print_error(SOURCE_LOCATION_FORMAT ": note: block %p allocated
here\n",
                       block info->location.file,
                       block info->location.line,
                       block info->block);
        allocated blocks ++;
    }
    return allocated blocks;
}
/* Free all blocks allocated after the specified check point. */
static void free allocated blocks(const ListNode * const check point) {
    const ListNode * const head = get_allocated_blocks_list();
    const ListNode *node;
    assert non null (check point);
    node = check point->next;
    assert_non_null(node);
    while (node != head) {
        MallocBlockInfo * const block info = (MallocBlockInfo*)node-
>value;
        node = node->next;
        free(discard const p(char, block info) + sizeof(*block info) +
MALLOC GUARD SIZE);
    }
/* Fail if any any blocks are allocated after the specified check point.
static void fail if blocks allocated (const ListNode * const check point,
                                     const char * const test name) {
    const int allocated blocks = display allocated blocks(check point);
    if (allocated blocks) {
```

```
free allocated blocks (check point);
        cm print error ("ERROR: %s leaked %d block(s) \n", test name,
                       allocated blocks);
        exit test(1);
   }
}
void fail(const char * const file, const int line) {
    enum cm message output output = cm get output();
    switch(output) {
        case CM OUTPUT STDOUT:
            cm print error("[ LINE ] --- " SOURCE LOCATION FORMAT ":
error: Failure!", file, line);
            break;
        default:
            cm print error(SOURCE LOCATION FORMAT ": error: Failure!",
file, line);
            break;
    exit test(1);
}
#ifndef WIN32
static void exception handler(int sig) {
    const char *sig strerror = "";
#ifdef HAVE STRSIGNAL
    sig strerror = strsignal(sig);
#endif
    cm print error ("Test failed with exception: %s(%d)",
                   sig strerror, sig);
    exit test(1);
#else /* WIN32 */
static LONG WINAPI exception filter (EXCEPTION POINTERS
*exception pointers) {
    EXCEPTION RECORD * const exception record =
        exception pointers->ExceptionRecord;
    const DWORD code = exception record->ExceptionCode;
    unsigned int i;
    for (i = 0; i < ARRAY SIZE(exception codes); i++) {</pre>
        const ExceptionCodeInfo * const code info = &exception codes[i];
        if (code == code info->code) {
            static int shown debug message = 0;
            fflush(stdout);
            cm print error("%s occurred at %p.\n", code info-
>description,
                        exception record->ExceptionAddress);
            if (!shown debug message) {
                cm print_error(
                    "\n"
                    "To debug in Visual Studio...\n"
                    "1. Select menu item File->Open Project\n"
                    "2. Change 'Files of type' to 'Executable Files'\n"
```

```
"3. Open this executable.\n"
                    "4. Select menu item Debug->Start\n"
                    "\n"
                    "Alternatively, set the environment variable \n"
                    "UNIT TESTING DEBUG to 1 and rebuild this executable,
\n"
                    "then click 'Debug' in the popup dialog box.\n"
                    "\n");
                shown debug message = 1;
            }
            exit test(0);
            return EXCEPTION EXECUTE HANDLER;
    }
    return EXCEPTION CONTINUE SEARCH;
#endif /* !_WIN32 */
void cm print error(const char * const format, ...)
    va list args;
    va start(args, format);
    if (cm error message enabled) {
        vcm print error(format, args);
    } else {
        vprint_error(format, args);
    va end(args);
}
/* Standard output and error print methods. */
void vprint message(const char* const format, va list args) {
    char buffer[1024];
    vsnprintf(buffer, sizeof(buffer), format, args);
    printf("%s", buffer);
    fflush (stdout);
#ifdef _WIN32
    OutputDebugString(buffer);
#endif /* WIN32 */
}
void vprint_error(const char* const format, va list args) {
    char buffer[1024];
    vsnprintf(buffer, sizeof(buffer), format, args);
    fprintf(stderr, "%s", buffer);
    fflush(stderr);
#ifdef WIN32
    OutputDebugString(buffer);
#endif /* WIN32 */
}
void print message(const char* const format, ...) {
    va list args;
    va start(args, format);
    vprint message(format, args);
    va end(args);
}
```

```
void print error(const char* const format, ...) {
    va_list args;
    va start(args, format);
    vprint error(format, args);
    va end(args);
}
/* New formatter */
static enum cm message output cm get output (void)
    enum cm message output output = global msg output;
    char *env;
    env = getenv("CMOCKA MESSAGE OUTPUT");
    if (env != NULL) {
        if (strcasecmp(env, "STDOUT") == 0) {
            output = CM OUTPUT STDOUT;
        } else if (strcasecmp(env, "SUBUNIT") == 0) {
            output = CM OUTPUT SUBUNIT;
        } else if (strcasecmp(env, "TAP") == 0) {
            output = CM OUTPUT TAP;
        } else if (strcasecmp(env, "XML") == 0) {
            output = CM OUTPUT XML;
        }
    }
    return output;
}
enum cm printf type {
   PRINTF TEST START,
    PRINTF TEST SUCCESS,
    PRINTF TEST FAILURE,
    PRINTF TEST ERROR,
    PRINTF TEST SKIPPED,
};
static int xml_printed;
static int file append;
static void cmprintf group finish xml(const char *group name,
                                       size t total executed,
                                       size t total failed,
                                       size_t total_errors,
                                       size_t total_skipped,
                                       double total_runtime,
                                       struct CMUnitTestState *cm tests)
{
    FILE *fp = stdout;
    int file opened = 0;
    int multiple files = 0;
    char *env;
    size t i;
    env = getenv("CMOCKA XML FILE");
    if (env != NULL) {
        char buf[1024];
        int rc;
```

```
snprintf(buf, sizeof(buf), "%s", env);
        rc = c strreplace(buf, sizeof(buf), "%g", group name,
&multiple_files);
        if (rc < 0) {
            snprintf(buf, sizeof(buf), "%s", env);
        fp = fopen(buf, "r");
        if (fp == NULL) {
            fp = fopen(buf, "w");
            if (fp != NULL) {
                file append = 1;
                file opened = 1;
            } else {
                fp = stderr;
        } else {
            fclose(fp);
            if (file append) {
                fp = fopen(buf, "a");
                if (fp != NULL) {
                    file opened = 1;
                    xml printed = 1;
                } else {
                    fp = stderr;
                }
            } else {
                fp = stderr;
        }
    }
    if (!xml printed || (file opened && !file append)) {
        fprintf(fp, "<?xml version=\"1.0\" encoding=\"UTF-8\" ?>\n");
        if (!file opened) {
            xml printed = 1;
        }
    }
    fprintf(fp, "<testsuites>\n");
    fprintf(fp, " <testsuite name=\"%s\" time=\"%.3f\" "</pre>
                "tests=\"%u\" failures=\"%u\" errors=\"%u\"
skipped=\"%u\" >\n",
                group name,
                total_runtime * 1000, /* miliseconds */
                (unsigned) total executed,
                (unsigned) total failed,
                (unsigned) total errors,
                (unsigned) total skipped);
    for (i = 0; i < total executed; i++) {</pre>
        struct CMUnitTestState *cmtest = &cm tests[i];
        fprintf(fp, " <testcase name=\"%s\" time=\"%.3f\" >\n",
                cmtest->test->name, cmtest->runtime * 1000);
        switch (cmtest->status) {
        case CM TEST ERROR:
        case CM_TEST_FAILED:
```

```
if (cmtest->error message != NULL) {
                fprintf(fp, " <failure><![CDATA[%s]]></failure>\n",
                        cmtest->error_message);
            } else {
                fprintf(fp, "
                                 <failure message=\"Unknown error\"
/>\n");
           break;
        case CM TEST SKIPPED:
            fprintf(fp, " <skipped/>\n");
            break;
        case CM TEST_PASSED:
        case CM TEST NOT STARTED:
           break;
        fprintf(fp, " </testcase>\n");
    }
    fprintf(fp, " </testsuite>\n");
    fprintf(fp, "</testsuites>\n");
    if (file opened) {
       fclose(fp);
    }
}
static void cmprintf group start standard(const size t num tests)
    print message("[======] Running %u test(s).\n",
                  (unsigned) num tests);
}
static void cmprintf group finish standard(size t total executed,
                                           size_t total_passed,
                                           size_t total_failed,
                                           size_t total_errors,
                                           size_t total_skipped,
                                           struct CMUnitTestState
*cm tests)
{
    size t i;
    print message("[======] %u test(s) run.\n",
(unsigned) total executed);
   print error("[ PASSED ] %u test(s).\n",
                (unsigned) (total passed));
    if (total skipped) {
        print error("[ SKIPPED ] %"PRIdS " test(s), listed below:\n",
total skipped);
        for (i = 0; i < total executed; i++) {</pre>
            struct CMUnitTestState *cmtest = &cm_tests[i];
            if (cmtest->status == CM TEST SKIPPED) {
               print error("[ SKIPPED ] %s\n", cmtest->test->name);
            }
        }
```

```
print error("\n %u SKIPPED TEST(S)\n",
(unsigned) (total skipped));
    if (total failed) {
        print error("[ FAILED ] %"PRIdS " test(s), listed below:\n",
total failed);
        for (i = 0; i < total executed; i++) {
            struct CMUnitTestState *cmtest = &cm_tests[i];
            if (cmtest->status == CM TEST FAILED) {
                print error("[ FAILED ] %s\n", cmtest->test->name);
        }
        print error("\n %u FAILED TEST(S)\n",
                    (unsigned) (total failed + total errors));
    }
}
static void cmprintf standard (enum cm printf type type,
                              const char *test name,
                              const char *error message)
{
    switch (type) {
    case PRINTF TEST START:
       print_message("[ RUN
                              ] %s\n", test name);
       break;
    case PRINTF TEST SUCCESS:
        print message("[
                              OK ] %s\n", test name);
       break;
    case PRINTF TEST FAILURE:
        if (error message != NULL) {
            print error("[ ERROR ] --- %s\n", error message);
        print message("[ FAILED ] %s\n", test name);
       break;
    case PRINTF TEST SKIPPED:
       print_message("[ SKIPPED ] %s\n", test_name);
       break;
    case PRINTF TEST ERROR:
        if (error message != NULL) {
           print error("%s\n", error message);
        print error("[ ERROR ] %s\n", test name);
        break;
    }
}
static void cmprintf group start tap(const size t num tests)
   print message("\t1..%u\n", (unsigned)num tests);
static void cmprintf group finish tap(const char *group name,
                                      size t total executed,
                                      size t total passed,
                                      size t total skipped)
{
    const char *status = "not ok";
    if (total passed + total skipped == total executed) {
```

```
status = "ok";
    print_message("%s - %s\n", status, group_name);
static void cmprintf tap(enum cm printf type type,
                          uint32 t test number,
                          const char *test name,
                          const char *error message)
{
    switch (type) {
    case PRINTF TEST START:
        break;
    case PRINTF TEST SUCCESS:
        print message("\tok %u - %s\n", (unsigned)test number,
test_name);
        break;
    case PRINTF TEST FAILURE:
        print message("\tnot ok %u - %s\n", (unsigned) test number,
test name);
        if (error message != NULL) {
            char *msg;
            char *p;
            msg = strdup(error_message);
            if (msg == NULL) {
                return;
            p = msg;
            while (p[0] != ' \setminus 0') {
                char *q = p;
                p = strchr(q, '\n');
                if (p != NULL) {
                    p[0] = ' \setminus 0';
                print_message("\t# %s\n", q);
                 if (p == NULL) {
                    break;
                 }
                p++;
            libc_free(msg);
        }
        break;
    case PRINTF TEST SKIPPED:
        print message("\tnot ok %u # SKIP %s\n", (unsigned)test number,
test_name);
        break;
    case PRINTF TEST ERROR:
        print message("\tnot ok %u - %s %s\n",
                       (unsigned)test_number, test_name, error_message);
        break;
    }
}
static void cmprintf subunit (enum cm printf type type,
```

```
const char *test_name,
                              const char *error_message)
{
    switch (type) {
    case PRINTF TEST START:
        print message("test: %s\n", test name);
    case PRINTF TEST SUCCESS:
        print message("success: %s\n", test name);
        break;
    case PRINTF TEST FAILURE:
        print message("failure: %s", test name);
        if (error message != NULL) {
            print message(" [\n%s]\n", error message);
        }
        break;
    case PRINTF TEST SKIPPED:
        print_message("skip: %s\n", test name);
        break;
    case PRINTF TEST ERROR:
        print message("error: %s [ %s ]\n", test name, error message);
        break;
    }
}
static void cmprintf group start(const size t num tests)
    enum cm message output output;
    output = cm get output();
    switch (output) {
    case CM OUTPUT STDOUT:
        cmprintf group start standard(num tests);
        break;
    case CM OUTPUT SUBUNIT:
       break;
    case CM_OUTPUT_TAP:
       cmprintf_group_start_tap(num_tests);
        break;
    case CM OUTPUT XML:
       break;
    }
}
static void cmprintf group finish(const char *group name,
                                   size t total executed,
                                   size t total passed,
                                   size t total failed,
                                   size t total errors,
                                   size t total skipped,
                                   double total runtime,
                                   struct CMUnitTestState *cm tests)
{
    enum cm message output output;
    output = cm get output();
    switch (output) {
    case CM_OUTPUT STDOUT:
```

```
cmprintf_group_finish_standard(total_executed,
                                  total passed,
                                  total_failed,
                                  total_errors,
                                  total skipped,
                                  cm tests);
       break;
   case CM OUTPUT SUBUNIT:
       break;
   case CM OUTPUT TAP:
       cmprintf group finish tap(group name, total executed,
total passed, total skipped);
       break;
   case CM OUTPUT XML:
       cmprintf group finish xml (group name,
                                total executed,
                                total failed,
                                total errors,
                                total skipped,
                                total runtime,
                                cm tests);
       break;
   }
}
static void cmprintf(enum cm printf type type,
                    size t test number,
                    const char *test name,
                    const char *error message)
{
   enum cm message output output;
   output = cm_get_output();
   switch (output) {
   case CM OUTPUT STDOUT:
       cmprintf_standard(type, test_name, error_message);
       break;
   case CM OUTPUT SUBUNIT:
       cmprintf subunit(type, test name, error message);
   case CM OUTPUT TAP:
       cmprintf_tap(type, test_number, test_name, error message);
   case CM OUTPUT XML:
       break;
   }
}
void cmocka set message output (enum cm message output output)
{
   global msg output = output;
/***************************
 * TIME CALCULATIONS
*************************
***/
```

```
#ifdef HAVE STRUCT TIMESPEC
static struct timespec cm tspecdiff(struct timespec time1,
                                  struct timespec time0)
{
   struct timespec ret;
   int xsec = 0;
   int sign = 1;
   if (time0.tv nsec > time1.tv nsec) {
       xsec = (int) ((time0.tv nsec - time1.tv nsec) / (1E9 + 1));
       timeO.tv nsec -= (long int) (1E9 * xsec);
       time0.tv sec += xsec;
   }
   if ((time1.tv nsec - time0.tv nsec) > 1E9) {
       xsec = (int) ((time1.tv_nsec - time0.tv_nsec) / 1E9);
       time0.tv nsec += (long \overline{i}nt) (1E9 * xsec);
       time0.tv sec -= xsec;
   ret.tv sec = time1.tv sec - time0.tv sec;
   ret.tv nsec = time1.tv nsec - time0.tv nsec;
   if (time1.tv sec < time0.tv sec) {</pre>
       sign = -\overline{1};
   }
   ret.tv sec = ret.tv sec * sign;
   return ret;
}
static double cm secdiff(struct timespec clock1, struct timespec clock0)
   double ret;
   struct timespec diff;
   diff = cm_tspecdiff(clock1, clock0);
   ret = diff.tv sec;
   ret += (double) diff.tv nsec / (double) 1E9;
   return ret;
#endif /* HAVE STRUCT TIMESPEC */
/****************************
 * CMOCKA TEST RUNNER
*******************
***/
static int cmocka run one test or fixture(const char *function name,
                                        CMUnitTestFunction test_func,
                                        CMFixtureFunction setup func,
                                        CMFixtureFunction
teardown func,
                                        void ** const volatile state,
```

```
const void *const
heap check point)
    const ListNode * const volatile check point = (const ListNode*)
        (heap check point != NULL ?
         heap check point : check point allocated blocks());
    int handle exceptions = 1;
    void *current state = NULL;
    int rc = 0;
    /* FIXME check only one test or fixture is set */
    /* Detect if we should handle exceptions */
#ifdef WIN32
    handle exceptions = !IsDebuggerPresent();
#endif /* WIN32 */
#ifdef UNIT TESTING DEBUG
    handle exceptions = 0;
#endif /* UNIT TESTING DEBUG */
    if (handle exceptions) {
#ifndef WIN32
        unsigned int i;
        for (i = 0; i < ARRAY SIZE(exception signals); i++) {</pre>
            default signal functions[i] = signal(
                    exception signals[i], exception handler);
#else /* WIN32 */
        previous exception filter = SetUnhandledExceptionFilter(
                exception filter);
#endif /* ! WIN32 */
    /* Init the test structure */
    initialize testing(function name);
    global running test = 1;
    if (cm setjmp(global run test env) == 0) {
        if (test func != NULL) {
            test func(state != NULL ? state : &current state);
            fail if blocks allocated (check point, function name);
            rc = 0;
        } else if (setup_func != NULL) {
            rc = setup func(state != NULL ? state : &current state);
             * For setup we can ignore any allocated blocks. We just need
t.o
             * ensure they're deallocated on tear down.
             */
        } else if (teardown func != NULL) {
            rc = teardown func(state != NULL ? state : &current state);
            fail if blocks allocated (check point, function name);
        } else {
            /* ERROR */
        }
```

```
fail if leftover values (function name);
        global running test = 0;
    } else {
        /* TEST FAILED */
        global running test = 0;
        rc = -1;
    teardown testing (function name);
    if (handle exceptions) {
#ifndef _WIN32
        unsigned int i;
        for (i = 0; i < ARRAY SIZE(exception signals); i++) {</pre>
            signal(exception_signals[i], default signal functions[i]);
#else /* WIN32 */
        if (previous_exception_filter) {
            SetUnhandledExceptionFilter(previous exception filter);
            previous exception filter = NULL;
#endif /* ! WIN32 */
    }
    return rc;
}
static int cmocka run group fixture (const char *function name,
                                     CMFixtureFunction setup func,
                                     CMFixtureFunction teardown func,
                                     void **state,
                                     const void *const heap check point)
{
    int rc;
    if (setup func != NULL) {
        rc = cmocka run one test or fixture(function name,
                                         NULL,
                                          setup_func,
                                         NULL,
                                          state,
                                         heap check point);
    } else {
        rc = cmocka run one test or fixture(function name,
                                         NULL,
                                         NULL,
                                          teardown func,
                                          state,
                                         heap check point);
    }
    return rc;
static int cmocka run one tests(struct CMUnitTestState *test state)
#ifdef HAVE STRUCT TIMESPEC
    struct timespec start = {
        .tv sec = 0,
        .tv nsec = 0,
    };
```

```
struct timespec finish = {
        .tv sec = 0,
        .tv_nsec = 0,
   };
#endif
   int rc = 0;
    /* Run setup */
    if (test state->test->setup_func != NULL) {
        /* Setup the memory check point, it will be evaluated on teardown
*/
        test state->check point = check point allocated blocks();
        rc = cmocka run one test or fixture(test state->test->name,
                                             NULL,
                                             test state->test->setup func,
                                             NULL,
                                             &test state->state,
                                             test state->check point);
        if (rc != 0) {
            test state->status = CM TEST ERROR;
            cm print error("Test setup failed");
    }
    /* Run test */
#ifdef HAVE STRUCT TIMESPEC
    CMOCKA CLOCK GETTIME (CLOCK REALTIME, &start);
#endif
    if (rc == 0) {
        rc = cmocka run one test or fixture(test state->test->name,
                                             test state->test->test func,
                                             NULL.
                                             NULL,
                                             &test state->state,
                                             NULL);
        if (rc == 0) {
           test state->status = CM TEST PASSED;
        } else {
            if (global skip test) {
                test state->status = CM TEST SKIPPED;
                global skip test = 0; /* Do not skip the next test */
            } else {
                test state->status = CM TEST FAILED;
        }
        rc = 0;
    }
    test state->runtime = 0.0;
#ifdef HAVE STRUCT TIMESPEC
    CMOCKA CLOCK GETTIME (CLOCK REALTIME, &finish);
    test state->runtime = cm secdiff(finish, start);
#endif
    /* Run teardown */
    if (rc == 0 && test state->test->teardown func != NULL) {
        rc = cmocka run one test or fixture(test state->test->name,
```

```
NULL,
                                             NULL,
                                             test state->test-
>teardown func,
                                             &test state->state,
                                             test state->check point);
        if (rc != 0) {
            test state->status = CM TEST ERROR;
            cm print error("Test teardown failed");
    }
    test state->error message = cm error message;
    cm error message = NULL;
    return rc;
}
int cmocka run group tests (const char *group name,
                            const struct CMUnitTest * const tests,
                            const size t num tests,
                            CMFixtureFunction group_setup,
                            CMFixtureFunction group teardown)
{
    struct CMUnitTestState *cm tests;
    const ListNode *group check point = check point allocated blocks();
    void *group state = NULL;
    size_t total_tests = 0;
    size t total failed = 0;
    size_t total_passed = 0;
    size_t total_executed = 0;
    size t total errors = 0;
    size t total skipped = 0;
    double total runtime = 0;
    size t i;
    int rc;
    /* Make sure LargestIntegralType is at least the size of a pointer.
    assert true(sizeof(LargestIntegralType) >= sizeof(void*));
    cm tests = (struct CMUnitTestState *)libc malloc(sizeof(struct
CMUnitTestState) * num tests);
    if (cm tests == NULL) {
       return -1;
    }
    /* Setup cmocka test array */
    for (i = 0; i < num tests; i++) {
        if (tests[i].name != NULL &&
            (tests[i].test func != NULL
             || tests[i].setup func != NULL
             || tests[i].teardown_func != NULL)) {
            cm tests[i] = (struct CMUnitTestState) {
                .test = &tests[i],
                .status = CM TEST NOT STARTED,
                .state = NULL,
            total tests++;
        }
```

```
}
    cmprintf_group_start(total_tests);
    rc = 0;
    /* Run group setup */
    if (group setup != NULL) {
        rc = cmocka run group fixture("cmocka group setup",
                                       group setup,
                                       NULL,
                                       &group state,
                                       group check point);
    }
    if (rc == 0) {
        /* Execute tests */
        for (i = 0; i < total tests; i++) {</pre>
            struct CMUnitTestState *cmtest = &cm tests[i];
            size t test number = i + 1;
            cmprintf(PRINTF TEST START, test number, cmtest->test->name,
NULL);
            if (group_state != NULL) {
                cmtest->state = group state;
            } else if (cmtest->test->initial state != NULL) {
                cmtest->state = cmtest->test->initial state;
            }
            rc = cmocka run one tests(cmtest);
            total executed++;
            total runtime += cmtest->runtime;
            if (rc == 0) {
                switch (cmtest->status) {
                     case CM TEST PASSED:
                         cmprintf(PRINTF_TEST_SUCCESS,
                                  test number,
                                  cmtest->test->name,
                                  cmtest->error message);
                         total passed++;
                        break;
                     case CM TEST SKIPPED:
                         cmprintf(PRINTF TEST SKIPPED,
                                  test number,
                                  cmtest->test->name,
                                  cmtest->error_message);
                         total skipped++;
                        break;
                     case CM TEST FAILED:
                         cmprintf(PRINTF TEST FAILURE,
                                  test number,
                                  cmtest->test->name,
                                  cmtest->error message);
                         total failed++;
                        break;
                     default:
                         cmprintf(PRINTF TEST ERROR,
                                  test number,
                                  cmtest->test->name,
```

```
"Internal cmocka error");
                    total errors++;
                    break;
            }
        } else {
            cmprintf(PRINTF TEST ERROR,
                     test number,
                     cmtest->test->name,
                     "Could not run the test - check test fixtures");
            total errors++;
    }
} else {
    if (cm error message != NULL) {
        print error("[ ERROR ] --- %s\n", cm error message);
        vcm free error(cm error message);
        cm_error_message = NULL;
    }
    cmprintf(PRINTF TEST ERROR, 0,
             group name, "[ FAILED ] GROUP SETUP");
    total errors++;
}
/* Run group teardown */
if (group teardown != NULL) {
    rc = cmocka run group fixture("cmocka group teardown",
                                   NULL,
                                   group teardown,
                                   &group state,
                                   group check point);
    if (rc != 0) {
        if (cm error message != NULL) {
            print error("[ ERROR ] --- %s\n", cm error message);
            vcm_free_error(cm_error message);
            cm error message = NULL;
        cmprintf(PRINTF TEST ERROR, 0,
                 group_name, "[ FAILED ] GROUP TEARDOWN");
    }
}
cmprintf group finish (group name,
                      total executed,
                      total_passed,
total_failed,
                      total_errors,
                      total_skipped,
                      total runtime,
                      cm tests);
for (i = 0; i < total tests; i++) {</pre>
    vcm free error(discard const p(char, cm tests[i].error message));
libc free(cm tests);
fail if blocks allocated (group check point, "cmocka group tests");
return total failed + total errors;
```

}

```
/***************************
* DEPRECATED TEST RUNNER
*************************
***/
int run test(
       const char * const function name, const UnitTestFunction
Function,
       void ** const volatile state, const UnitTestFunctionType
function_type,
       const void* const heap check point) {
   const ListNode * const volatile check_point = (const ListNode*)
       (heap check point ?
        heap check point : check point allocated blocks());
   void *current state = NULL;
   volatile int rc = 1;
   int handle exceptions = 1;
#ifdef WIN32
   handle exceptions = !IsDebuggerPresent();
#endif /* WIN32 */
#ifdef UNIT TESTING DEBUG
   handle exceptions = 0;
#endif /* UNIT TESTING DEBUG */
   cm error message enabled = 0;
   if (handle_exceptions) {
#ifndef WIN32
       unsigned int i;
       for (i = 0; i < ARRAY SIZE(exception signals); i++) {</pre>
           default signal functions[i] = signal(
               exception signals[i], exception handler);
       }
#else /* WIN32 */
       previous exception filter = SetUnhandledExceptionFilter(
           exception filter);
#endif /* ! WIN32 */
   }
   if (function type == UNIT TEST FUNCTION TYPE TEST) {
       print message("[ RUN
                             ] %s\n", function name);
   initialize testing (function name);
   global_running_test = 1;
   if (cm_setjmp(global_run_test_env) == 0) {
       Function(state ? state : &current state);
       fail if leftover values (function name);
       /* If this is a setup function then ignore any allocated blocks
        * only ensure they're deallocated on tear down. */
       if (function type != UNIT TEST FUNCTION_TYPE_SETUP) {
           fail if blocks allocated (check point, function name);
       }
       global running test = 0;
       if (function type == UNIT TEST FUNCTION TYPE TEST) {
           print message("[
                                 OK ] %s\n", function name);
```

```
}
        rc = 0;
    } else {
        global running test = 0;
        print message("[ FAILED ] %s\n", function_name);
    teardown testing(function name);
    if (handle exceptions) {
#ifndef WIN32
        unsigned int i;
        for (i = 0; i < ARRAY SIZE(exception signals); i++) {</pre>
            signal(exception signals[i], default signal functions[i]);
#else /* WIN32 */
        if (previous exception filter) {
            SetUnhandledExceptionFilter(previous_exception_filter);
            previous exception filter = NULL;
#endif /* ! WIN32 */
    }
   return rc;
}
int run tests(const UnitTest * const tests, const size t
number of tests) {
    /* Whether to execute the next test. */
    int run next test = 1;
    /* Whether the previous test failed. */
    int previous test failed = 0;
    /* Whether the previous setup failed. */
    int previous setup failed = 0;
    /* Check point of the heap state. */
   const ListNode * const check point = check point allocated blocks();
    /* Current test being executed. */
    size_t current_test = 0;
    /* Number of tests executed. */
    size t tests executed = 0;
    /* Number of failed tests. */
    size t total failed = 0;
    /* Number of setup functions. */
    size t setups = 0;
    /* Number of teardown functions. */
    size_t teardowns = 0;
    size_t i;
    /*
    ^{\star} A stack of test states. A state is pushed on the stack
     * when a test setup occurs and popped on tear down.
    TestState* test states =
       (TestState*) malloc(number of tests * sizeof(*test states));
    /* The number of test states which should be 0 at the end */
    long number of test states = 0;
    /* Names of the tests that failed. */
    const char** failed names = (const char**)malloc(number of tests *
                                       sizeof(*failed names));
    void **current state = NULL;
```

```
/* Count setup and teardown functions */
    for (i = 0; i < number of tests; i++) {
        const UnitTest * const test = &tests[i];
        if (test->function type == UNIT TEST FUNCTION TYPE SETUP) {
            setups++;
        }
        if (test->function type == UNIT TEST FUNCTION TYPE TEARDOWN) {
            teardowns++;
    }
    print message("[=======] Running %"PRIdS " test(s).\n",
                  number of tests - setups - teardowns);
    /* Make sure LargestIntegralType is at least the size of a pointer.
    assert true(sizeof(LargestIntegralType) >= sizeof(void*));
    while (current_test < number of tests) {</pre>
        const ListNode *test check point = NULL;
        TestState *current TestState;
        const UnitTest * const test = &tests[current test++];
        if (!test->function) {
            continue;
        }
        switch (test->function type) {
        case UNIT TEST FUNCTION TYPE TEST:
            if (! previous setup failed) {
                run next test = 1;
            }
           break;
        case UNIT TEST FUNCTION TYPE SETUP: {
            /* Checkpoint the heap before the setup. */
            current_TestState = &test_states[number_of_test_states++];
            current_TestState->check_point =
check point allocated blocks();
            test check point = current TestState->check point;
            current state = &current TestState->state;
            *current state = NULL;
            run next test = 1;
            break;
        case UNIT TEST FUNCTION TYPE TEARDOWN:
            /* Check the heap based on the last setup checkpoint. */
            assert true(number of test_states);
            current TestState = &test states[--number of test states];
            test check point = current TestState->check point;
            current state = &current TestState->state;
            break;
        default:
            print error ("Invalid unit test function type %d\n",
                        test->function type);
            exit test(1);
           break;
        }
        if (run next test) {
```

```
int failed = _run_test(test->name, test->function,
current state,
                                   test->function type,
test check point);
            if (failed) {
                failed names[total failed] = test->name;
            switch (test->function type) {
            case UNIT TEST FUNCTION TYPE TEST:
                previous_test_failed = failed;
                total failed += failed;
                tests executed ++;
                break;
            case UNIT TEST FUNCTION TYPE SETUP:
                if (failed) {
                    total failed ++;
                    tests executed ++;
                    /* Skip forward until the next test or setup
function. */
                    run_next_test = 0;
                    previous setup failed = 1;
                previous_test_failed = 0;
                break;
            case UNIT TEST FUNCTION TYPE TEARDOWN:
                /* If this test failed. */
                if (failed && !previous test failed) {
                   total failed ++;
                }
                break;
            default:
#ifndef HPUX
                assert null("BUG: shouldn't be here!");
#endif
                break;
            }
       }
    print message("[======] %"PRIdS " test(s) run.\n",
tests executed);
    print error("[ PASSED ] %"PRIdS " test(s).\n", tests executed -
total failed);
    if (total failed > 0) {
       print error("[ FAILED ] %"PRIdS " test(s), listed below:\n",
total_failed);
        for (i = 0; i < total failed; i++) {</pre>
           print error("[ FAILED ] %s\n", failed names[i]);
        }
    } else {
        print error("\n %"PRIdS " FAILED TEST(S)\n", total failed);
    if (number of_test_states != 0) {
        print error("[ ERROR ] Mismatched number of setup %"PRIdS "
and "
```

```
"teardown %"PRIdS " functions\n", setups, teardowns);
        total failed = (size t)-1;
    }
    free(test states);
    free((void*)failed names);
    fail if blocks allocated (check point, "run tests");
    return (int) total failed;
}
int run group tests(const UnitTest * const tests, const size t
number of tests)
{
    UnitTestFunction setup = NULL;
    const char *setup name;
    size t num setups = 0;
    UnitTestFunction teardown = NULL;
    const char *teardown name;
    size t num teardowns = 0;
    size_t current_test = 0;
    size t i;
    /* Number of tests executed. */
    size t tests executed = 0;
    /* Number of failed tests. */
    size t total failed = 0;
    /* Check point of the heap state. */
    const ListNode * const check point = check point allocated blocks();
    const char** failed names = (const char**)malloc(number of tests *
                                       sizeof(*failed names));
    void **current state = NULL;
    TestState group_state;
    /* Find setup and teardown function */
    for (i = 0; i < number of tests; i++) {
        const UnitTest * const test = &tests[i];
        if (test->function type == UNIT TEST FUNCTION TYPE GROUP SETUP) {
            if (setup == NULL) {
                setup = test->function;
                setup name = test->name;
                num setups = 1;
            } else {
                print error("[ ERROR ] More than one group setup
function detected\n");
                exit_test(1);
            }
        }
        if (test->function type ==
UNIT TEST FUNCTION TYPE GROUP TEARDOWN) {
            if (teardown == NULL) {
                teardown = test->function;
                teardown name = test->name;
                num teardowns = 1;
            } else {
                print error("[ ERROR ] More than one group teardown
function detected\n");
                exit test(1);
```

```
}
   }
print message("[======] Running %"PRIdS " test(s).\n",
              number of tests - num setups - num teardowns);
if (setup != NULL) {
    int failed;
    group_state.check_point = check_point allocated blocks();
    current state = &group state.state;
    *current_state = NULL;
    failed = run test(setup name,
                       setup,
                       current state,
                       UNIT_TEST_FUNCTION_TYPE_SETUP,
                       group state.check point);
    if (failed) {
       failed names[total failed] = setup name;
    }
    total failed += failed;
    tests executed++;
}
while (current test < number of tests) {</pre>
    int run test = 0;
    const UnitTest * const test = &tests[current test++];
    if (test->function == NULL) {
        continue;
    }
    switch (test->function type) {
    case UNIT TEST FUNCTION TYPE TEST:
        run test = 1;
        break;
    case UNIT_TEST_FUNCTION_TYPE_SETUP:
    case UNIT_TEST_FUNCTION_TYPE_TEARDOWN:
    case UNIT TEST FUNCTION TYPE GROUP SETUP:
    case UNIT TEST FUNCTION TYPE GROUP TEARDOWN:
       break;
    default:
        print error("Invalid unit test function type %d\n",
                    test->function type);
        break;
    }
    if (run test) {
        int failed;
        failed = run test(test->name,
                           test->function,
                           current state,
                           test->function type,
                           NULL);
        if (failed) {
            failed names[total failed] = test->name;
        }
```

```
total failed += failed;
            tests executed++;
        }
    if (teardown != NULL) {
        int failed;
        failed = run test(teardown name,
                           teardown,
                           current state,
                           UNIT TEST FUNCTION TYPE GROUP TEARDOWN,
                           group state.check point);
        if (failed) {
            failed names[total failed] = teardown name;
        total failed += failed;
        tests executed++;
    print message("[======] %"PRIdS " test(s) run.\n",
tests executed);
    print error("[ PASSED ] %"PRIdS " test(s).\n", tests executed -
total failed);
    if (total failed) {
        print error("[ FAILED ] %"PRIdS " test(s), listed below:\n",
total failed);
        for (i = 0; i < total failed; i++) {</pre>
            print error("[ FAILED ] %s\n", failed names[i]);
    } else {
        print error("\n %"PRIdS " FAILED TEST(S)\n", total failed);
    free((void*)failed names);
    fail_if_blocks_allocated(check_point, "run_group_tests");
    return (int) total failed;
}
#include "config.h"
#include <stdarg.h>
#include <stddef.h>
#include <setjmp.h>
#include <cmocka.h>
#include <cmocka private.h>
#include <errno.h>
#include <sys/types.h>
#include <sys/stat.h>
#ifdef HAVE_UNISTD_H
#include <unistd.h>
#endif
#ifdef HAVE IO H
#include <io.h>
#endif
#include <fcntl.h>
```

```
/**********
 *** assert return_code
 static void test_assert_return_code_fail(void **state)
    int fd;
    (void) state; /* unused */
    fd = open("this file doesnt exist.cmocka", 0);
    assert return code(fd, errno);
    if (fd >= 0) {
       close(fd);
}
int main(void) {
   const struct CMUnitTest tests[] = {
       cmocka unit test(test assert return code fail),
    };
    return cmocka run group tests(tests, NULL, NULL);
#include "config.h"
#include <stdarg.h>
#include <stddef.h>
#include <setjmp.h>
#include <cmocka.h>
#include <cmocka private.h>
#include <stdlib.h>
int mock function(void);
void mock function call times (size t times, int expected Value);
int mock_function(void)
 return (int) mock();
}
void mock function call times(size t times, int expectedValue)
    size_t i;
    for (i = 0u; i < times; ++i)
       assert int equal(expectedValue, mock function());
    }
}
static void test will return fails for no calls(void **state)
    (void) state;
   will return (mock function, 32);
}
```

```
static void test will return count fails for unreturned items(void
**state)
{
    int value;
    size t numberOfCalls;
    (void) state;
    value = rand();
    numberOfCalls = (size t) ((rand()) % 20 + 2);
    will return count(mock function, value, numberOfCalls);
    mock function call times(numberOfCalls - 1u, value);
}
static void test_will_return_always_fails_for_no_calls(void **state)
    int value;
    (void) state;
    value = rand();
    will return always (mock function, value);
}
static int teardown(void **state) {
    free(*state);
    return 0;
}
int main(int argc, char **argv) {
    const struct CMUnitTest alloc tests[] = {
        cmocka unit test teardown(test will return fails for no calls,
teardown)
, cmocka_unit_test_teardown(test_will_return_count_fails_for_unreturned_it
ems, teardown)
,cmocka unit test teardown(test will return always fails for no calls,
teardown)
    };
    (void) argc;
    (void) argv;
    return cmocka run group tests (alloc tests, NULL, NULL);
#include <stdarg.h>
#include <stddef.h>
#include <setjmp.h>
#include <cmocka.h>
#include <stdlib.h>
struct test segv {
   int x;
    int y;
};
```

```
static void test segfault recovery (void **state)
    struct test segv *s = NULL;
    (void) state; /* unused */
    s->x = 1;
}
int main(void) {
    const struct CMUnitTest tests[] = {
        cmocka unit test(test segfault recovery),
        cmocka unit test(test segfault recovery),
        cmocka_unit_test(test_segfault_recovery),
    };
    return cmocka run group tests(tests, NULL, NULL);
}
* Copyright 2008 Google Inc.
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
* You may obtain a copy of the License at
* http://www.apache.org/licenses/LICENSE-2.0
* Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
* See the License for the specific language governing permissions and
 * limitations under the License.
/* Use the unit test allocators */
#define UNIT TESTING 1
#include <stdarg.h>
#include <stddef.h>
#include <setjmp.h>
#include <cmocka.h>
static int setup(void **state) {
    int *answer = malloc(sizeof(int));
    assert non null(answer);
    *answer = 42;
    *state = answer;
    return 0;
static int teardown(void **state) {
   free(*state);
   return 0;
}
```

```
/* A test case that does nothing and succeeds. */
static void null_test_success(void **state) {
    (void) state;
/* A test case that does check if an int is equal. */
static void int test success(void **state) {
    int *answer = *state;
    assert int equal(*answer, 42);
}
int main(void) {
    const struct CMUnitTest tests[] = {
        cmocka_unit_test(null_test_success),
        cmocka unit test setup teardown (int test success, setup,
teardown),
    };
    return cmocka run group tests(tests, NULL, NULL);
/* Use the unit test allocators */
#define UNIT_TESTING 1
#include <stdarg.h>
#include <stddef.h>
#include <setjmp.h>
#include <cmocka.h>
static int group setup failing(void **state)
    (void) state; /* unused */
    return 1; /* To indicate the failure */
}
static void test true(void **state)
    (void) state; /* unused */
    assert true(1);
}
static void test false(void **state)
    (void) state; /* unused */
    assert_false(0);
}
int main(void) {
    const struct CMUnitTest tests[] = {
        cmocka unit test(test true),
        cmocka unit test(test false),
    };
    return cmocka run group tests(tests, group setup failing, NULL);
#include "config.h"
#include <stdarg.h>
```

```
#include <stddef.h>
#include <setjmp.h>
#include <cmocka.h>
#include <cmocka private.h>
#include <stdlib.h>
#include <stdio.h>
#include <string.h>
static void torture test malloc(void **state)
    char *str;
    size_t str_len;
    size t len;
    (void) state; /* unsused */
    str len = 12;
    str = (char *)test malloc(str len);
    assert non null(str);
    len = snprintf(str, str len, "test string");
    assert int equal(len, 11);
    len = strlen(str);
    assert int equal(len, 11);
    test free(str);
}
static void torture test realloc(void **state)
    char *str;
    char *tmp;
    size t str len;
    size t len;
    (void) state; /* unsused */
    str len = 16;
    str = (char *)test malloc(str len);
    assert non null(str);
    len = snprintf(str, str len, "test string 123");
    assert_int_equal(len, 15);
    len = strlen(str);
    assert_int_equal(len, 15);
    str len = 20;
    tmp = test realloc(str, str len);
    assert non null(tmp);
    str = tmp;
    len = strlen(str);
    assert_string_equal(tmp, "test string 123");
    snprintf(str + len, str len - len, "4567");
    assert string equal(tmp, "test string 1234567");
```

```
test free(str);
}
static void torture test realloc set0(void **state)
   char *str;
   size t str len;
    (void) state; /* unsused */
   str len = 16;
   str = (char *)test malloc(str len);
   assert non null(str);
   /* realloc(ptr, 0) is like a free() */
   str = (char *)test_realloc(str, 0);
   assert_null(str);
}
int main(void) {
   const struct CMUnitTest alloc tests[] = {
       cmocka unit test(torture test malloc),
       cmocka unit test(torture test realloc),
       cmocka unit test(torture test realloc set0),
   };
   return cmocka run group tests(alloc tests, NULL, NULL);
#include "config.h"
#include <stdarg.h>
#include <stddef.h>
#include <setjmp.h>
#include <cmocka.h>
#include <cmocka private.h>
#include <errno.h>
#include <sys/types.h>
#include <sys/stat.h>
#ifdef HAVE UNISTD H
#include <unistd.h>
#endif
#include <fcntl.h>
/**********
*** assert_return_code
 ***********
static void test_assert_return_code(void **state)
   struct stat sb;
   int rc;
    (void) state; /* unused */
   rc = stat(".", \&sb);
   assert return code(rc, 0);
#ifndef MSC VER
   assert true(S ISDIR(sb.st mode));
#endif
```

```
}
int main(void) {
    const struct CMUnitTest tests[] = {
        cmocka unit test(test assert return code),
    };
    return cmocka run group tests(tests, NULL, NULL);
#include "config.h"
#include <stdarg.h>
#include <stddef.h>
#include <setjmp.h>
#include <cmocka.h>
#include <cmocka private.h>
static void mock test a called(void)
    function called();
}
static void mock test b called (void)
    function_called();
}
static void mock_test_c called(void)
    function called();
}
static void test does succeed for expected(void **state)
    (void) state;
    expect_function_call(mock_test_a_called);
    expect_function_call(mock_test_a_called);
    mock test a called();
    mock test a called();
}
static void test does succeed for multiple calls (void **state)
    (void) state;
    expect_function_call(mock_test_a_called);
    expect function calls (mock test a called, 2);
    expect function call (mock test a called);
    mock test a called();
    mock test a called();
    mock_test_a_called();
    mock_test_a_called();
}
static void test ordering does ignore calls (void **state)
    (void) state;
```

```
ignore_function_calls(mock_test_a_called);
    mock_test_a_called();
    mock_test_a_called();
    mock test a called();
}
static void test ordering does ignore no calls(void **state)
    (void) state;
    ignore function calls (mock test a called);
static void test ordering does expect at least one call(void **state)
    (void) state;
    expect_function_call_any(mock_test_a_called);
    mock test a called();
    mock test a called();
    mock test a called();
static void test ordering does work across different functions (void
**state)
    (void) state;
    expect function call (mock test a called);
    expect function call (mock test b called);
    expect function call (mock test a called);
    mock test a called();
    mock test b called();
    mock test a called();
static void test_ordering_ignores_out_of_order properly(void **state)
    (void) state;
    ignore function calls (mock test a called);
    ignore function calls (mock test b called);
    expect function calls (mock test c called, 2);
    mock_test_c_called();
    mock_test_b_called();
    mock_test_c_called();
}
int main(void) {
    const struct CMUnitTest tests[] = {
        cmocka unit test(test does succeed for expected)
        , cmocka_unit_test(test_does_succeed_for_multiple_calls)
        , cmocka_unit_test(test_ordering_does_ignore_no_calls)
        , cmocka_unit_test(test_ordering_does_ignore_calls)
        ,cmocka unit test(test ordering does expect at least one call)
,cmocka unit test(test ordering does work across different functions)
        ,cmocka unit test(test ordering ignores out of order properly)
    };
```

```
return cmocka run group tests(tests, NULL, NULL);
}
/*
* Copyright 2008 Google Inc.
* Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 * http://www.apache.org/licenses/LICENSE-2.0
* Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
#include <stdarg.h>
#include <stddef.h>
#include <setjmp.h>
#include <cmocka.h>
/* A test case that does check if an int is equal. */
static void test check skip(void **state) {
    (void) state; /* unused */
    skip();
    assert true(0);
}
int main(void) {
    const struct CMUnitTest tests[] = {
        cmocka_unit_test(test_check_skip),
    };
    return cmocka run group tests(tests, NULL, NULL);
}
#include "config.h"
#include <stdarg.h>
#include <stddef.h>
#include <setjmp.h>
#include <cmocka.h>
#include <cmocka private.h>
#include <stdlib.h>
int mock function(void);
void mock function call times(size t times, int expectedValue);
int mock function(void)
 return (int) mock();
```

```
void mock function call times (size t times, int expectedValue)
    size t i;
    for (i = 0u; i < times; ++i)
        assert int equal(expectedValue, mock function());
    }
}
static void test will return maybe for no calls(void **state)
    (void) state;
    will return maybe (mock function, 32);
}
static void test will return maybe for one mock call(void **state)
    int value;
    (void) state;
    value = rand();
    will_return_maybe(mock_function, value);
    mock function call times(1u, value);
}
static void test will return maybe for more than one call(void **state)
    int value;
    size t numberOfCalls;
    (void) state;
    value = rand();
    numberOfCalls = (size t) ((rand()) % 20 + 2);
    will return maybe(mock function, value);
    mock_function_call_times(numberOfCalls, value);
int main(int argc, char **argv) {
    const struct CMUnitTest alloc tests[] = {
        cmocka unit test(test will return maybe for no calls)
        , cmocka unit test(test will return maybe for one mock call)
        , cmocka_unit_test(test_will_return_maybe_for_more_than_one call)
    };
    (void) argc;
    (void) argv;
    return cmocka run group tests(alloc tests, NULL, NULL);
}
 * Copyright 2016 David Schneider <schneidav81@gmail.com>
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 * http://www.apache.org/licenses/LICENSE-2.0
```

```
* Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */
/* Use the unit test allocators */
#define UNIT TESTING 1
#include <stdarg.h>
#include <stddef.h>
#include <setjmp.h>
#include <cmocka.h>
static int setup(void **state) {
    int *answer = malloc(sizeof(int));
    assert_non_null(answer);
    *answer = \frac{1}{42};
    *state = answer;
    return 0;
}
static int teardown(void **state) {
    free(*state);
   return 0;
}
/* A test case that does nothing and succeeds. */
static void null test success(void **state) {
    (void) state;
}
/* A test case that does check if an int is equal. */
static void int test success(void **state) {
    int *answer = *state;
    assert int equal(*answer, 42);
int main(void) {
    const struct CMUnitTest test group1[] = {
        cmocka unit test(null test success),
    };
    const struct CMUnitTest test group2[] = {
        cmocka unit test setup teardown(int test success, setup,
teardown),
    };
    int result = 0;
    result += cmocka run group tests(test group1, NULL, NULL);
    result += cmocka run group tests(test group2, NULL, NULL);
```

```
return result;
}
/*
* Copyright 2008 Google Inc.
* Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 * http://www.apache.org/licenses/LICENSE-2.0
 * Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
#include <stdarg.h>
#include <stddef.h>
#include <setjmp.h>
#include <cmockery/cmockery.h>
/* A test case that does nothing and succeeds. */
static void null test_success(void **state) {
    (void) state; /* unused */
int main(void) {
    const UnitTest tests[] = {
        unit test(null test success),
    return run tests(tests);
#include "config.h"
#include <stdarg.h>
#include <stddef.h>
#include <setjmp.h>
#include <cmocka.h>
#include <cmocka private.h>
static void mock test a called (void)
    function called();
}
static void mock test b called(void)
    function called();
static void mock test c called(void)
    function called();
static void test does fail for unexpected call(void **state)
```

```
{
    (void) state;
    expect_function_call(mock_test_a_called);
    expect function call (mock test a called);
    mock test a called();
    mock test a called();
    mock test a called();
}
static void test does fail for unmade expected call (void **state)
    (void) state;
    expect function call (mock test a called);
    expect function call (mock test a called);
    mock_test_a_called();
}
static void test ordering fails out of order (void **state)
    (void) state;
    expect function call (mock test a called);
    expect function call (mock test b called);
    expect_function_call(mock_test_a_called);
    mock test b called();
static void test ordering fails out of order for at least once calls (void
**state)
    (void) state;
    expect function call any (mock test a called);
    ignore function calls (mock test b called);
    mock_test_b_called();
    mock_test_c_called();
/* Primarily used to test error message */
static void test fails out of order if no calls found on any(void
**state)
{
    (void) state;
    expect_function_call_any(mock_test_a_called);
    ignore_function_calls(mock_test_b_called);
    mock test a called();
    mock test c called();
}
static void test_fails if zero count used(void **state)
    (void) state;
    expect function calls (mock test a called, 0);
    mock test a called();
}
```

```
int main(void) {
    const struct CMUnitTest tests[] = {
        cmocka_unit_test(test_does_fail_for_unexpected_call)
        , cmocka_unit_test(test_does_fail_for_unmade_expected_call)
        , cmocka_unit_test(test_does_fail_for unmade expected call)
        ,cmocka unit test(test ordering fails out of order)
,cmocka unit test(test ordering fails out of order for at least once call
s)
,cmocka unit test(test fails out of order if no calls found on any)
        ,cmocka unit test(test fails if zero count used)
    return cmocka run group tests(tests, NULL, NULL);
#define UNIT_TESTING 1
#include <stdarg.h>
#include <stddef.h>
#include <setjmp.h>
#include <cmocka.h>
static int setup fail(void **state) {
    *state = NULL;
    /* We need to fail in setup */
    return -1;
}
static void int test ignored(void **state) {
    /* should not be called */
    assert non null(*state);
}
static int setup ok(void **state) {
    int *answer;
    answer = malloc(sizeof(int));
    if (answer == NULL) {
       return -1;
    *answer = 42;
    *state = answer;
   return 0;
}
/* A test case that does check if an int is equal. */
static void int test success(void **state) {
    int *answer = *state;
    assert int equal(*answer, 42);
}
static int teardown(void **state) {
    free(*state);
    return 0;
```

```
}
int main(void) {
    const struct CMUnitTest tests[] = {
        cmocka unit test setup teardown(int test ignored, setup fail,
        cmocka unit test setup teardown(int test success, setup ok,
teardown),
    };
    return cmocka run group tests(tests, NULL, NULL);
/* Use the unit test allocators */
#define UNIT TESTING 1
#include <stdarg.h>
#include <stddef.h>
#include <setjmp.h>
#include <cmocka.h>
static int group setup failing(void **state)
    (void) state; /* unused */
    assert_int_equal(0, 1);
    return 0;
static void test true (void **state)
    (void) state; /* unused */
    assert true(1);
}
static void test false(void **state)
    (void) state; /* unused */
    assert_false(0);
}
int main(void) {
    const struct CMUnitTest tests[] = {
        cmocka_unit_test(test_true),
        cmocka_unit_test(test_false),
    };
    return cmocka run group tests(tests, group setup failing, NULL);
#include <stdarg.h>
#include <stddef.h>
#include <setjmp.h>
#include <cmocka.h>
#include <stdlib.h>
static int setup only(void **state)
    *state = malloc(1);
```

```
return 0;
}
static int teardown only(void **state)
    free(*state);
    return 0;
}
static void malloc setup test(void **state)
    assert non null(*state);
    free(*state);
}
static void malloc_teardown_test(void **state)
    *state = malloc(1);
    assert non null(*state);
}
static int prestate setup(void **state)
    int *val = (int *)*state, *a;
    a = malloc(sizeof(int));
    *a = *val + 1;
    *state = a;
   return 0;
}
static int prestate teardown(void **state)
     free(*state);
     return 0;
static void prestate setup test(void **state)
{
    int *a = (int *)*state;
    assert non null(a);
    assert_int_equal(*a, 43);
}
static void prestate test(void **state)
    int *a = (int *)*state;
    assert non null(a);
    assert_int_equal(*a, 42);
}
int main(void) {
    int prestate = 42;
    const struct CMUnitTest tests[] = {
        cmocka unit test setup(malloc setup test, setup only),
```

```
cmocka_unit_test_setup(malloc_setup_test, setup_only),
        cmocka unit test teardown (malloc teardown test, teardown only),
        cmocka_unit_test_teardown(malloc_teardown_test, teardown_only),
        cmocka_unit_test_teardown(malloc_teardown_test, teardown_only),
        cmocka unit test teardown(malloc teardown test, teardown only),
        cmocka unit test prestate (prestate test, &prestate),
        cmocka unit test prestate setup teardown (prestate setup test,
prestate setup, prestate teardown, &prestate),
    };
    return cmocka run group tests(tests, NULL, NULL);
/* Use the unit test allocators */
#define UNIT TESTING 1
#include <stdarg.h>
#include <stddef.h>
#include <setjmp.h>
#include <cmocka.h>
static int group setup(void **state)
    int *answer = malloc(sizeof(int));
    assert non null(answer);
    *answer = 42;
    *state = answer;
    return 0;
}
static int group teardown(void **state)
    int *answer = (int *)*state;
    free (answer);
    return 0;
static void test_value_equal(void **state)
    int a = *((int *)*state);
    assert int equal(a, 42);
}
static void test value range (void **state)
    int a = *((int *)*state);
    assert in range(a, 0, 100);
}
int main(void) {
    int prestate = 1337;
    const struct CMUnitTest tests[] = {
        cmocka unit test(test value equal),
        cmocka unit test(test value range),
     cmocka unit test prestate(test value equal, &prestate),
    };
```

```
return cmocka run group tests(tests, group setup, group teardown);
#ifdef
        cplusplus
# error "A C++ compiler has been selected for C."
#endif
#if defined( 18CXX)
# define ID VOID MAIN
#endif
/* Version number components: V=Version, R=Revision, P=Patch
  Version date components: YYYY=Year, MM=Month, DD=Day */
#if defined( INTEL COMPILER) || defined( ICC)
# define COMPILER ID "Intel"
# if defined( MSC VER)
# define SIMULATE ID "MSVC"
# endif
 /* INTEL COMPILER = VRP */
# define COMPILER_VERSION_MAJOR DEC(__INTEL_COMPILER/100)
# define COMPILER VERSION MINOR DEC( INTEL COMPILER/10 % 10)
# if defined( INTEL COMPILER UPDATE)
# define COMPILER VERSION PATCH DEC( INTEL COMPILER UPDATE)
# else
# define COMPILER VERSION PATCH DEC( INTEL COMPILER % 10)
# endif
# if defined(__INTEL_COMPILER_BUILD_DATE)
 /* INTEL COMPILER BUILD DATE = YYYYMMDD */
# define COMPILER VERSION TWEAK DEC( INTEL_COMPILER_BUILD_DATE)
# endif
# if defined( MSC VER)
  /* MSC VER = VVRR */
# define SIMULATE VERSION MAJOR DEC (MSC VER / 100)
# define SIMULATE VERSION MINOR DEC( MSC VER % 100)
# endif
#elif defined(__PATHCC__)
# define COMPILER ID "PathScale"
# define COMPILER VERSION MAJOR DEC( PATHCC )
# define COMPILER VERSION MINOR DEC( PATHCC MINOR )
# if defined( PATHCC PATCHLEVEL )
# define COMPILER VERSION PATCH DEC( PATHCC PATCHLEVEL )
# endif
#elif defined(__BORLANDC__) && defined(__CODEGEARC_VERSION__)
# define COMPILER ID "Embarcadero"
# define COMPILER_VERSION_MAJOR HEX(__CODEGEARC_VERSION__>>24 & 0x00FF)
# define COMPILER_VERSION_MINOR HEX(__CODEGEARC_VERSION__>>16 & 0x00FF)
# define COMPILER VERSION PATCH DEC( CODEGEARC VERSION & 0xffff)
#elif defined( BORLANDC
# define COMPILER ID "Borland"
 /* __BORLANDC__ = 0xVRR */
# define COMPILER_VERSION_MAJOR HEX(__BORLANDC__>>8)
# define COMPILER VERSION MINOR HEX( BORLANDC & 0xff)
#elif defined(__WATCOMC__) && __WATCOMC__ < 1200</pre>
# define COMPILER ID "Watcom"
  /* WATCOMC__ = VVRR */
```

```
# define COMPILER VERSION_MAJOR DEC(__WATCOMC__ / 100)
# define COMPILER_VERSION_MINOR DEC(( WATCOMC
                                               / 10) % 10)
# if ( WATCOMC % 10) > 0
# define COMPILER VERSION PATCH DEC( WATCOMC % 10)
# endif
#elif defined( WATCOMC )
# define COMPILER ID "OpenWatcom"
  /* WATCOMC = VVRP + 1100 */
# define COMPILER_VERSION_MAJOR DEC((__WATCOMC__ - 1100) / 100)
# define COMPILER_VERSION_MINOR DEC((__WATCOMC__ / 10) % 10)
# define COMPILER VERSION PATCH DEC( WATCOMC % 10)
# endif
#elif defined( SUNPRO C)
# define COMPILER ID "SunPro"
# if SUNPRO C \geq 0 \times 5100
  /* SUNPRO C = 0xVRRP */
 define COMPILER_VERSION_MAJOR HEX(__SUNPRO_C>>12)
# define COMPILER_VERSION_MINOR HEX(__SUNPRO_C>>4 & 0xff)
# define COMPILER VERSION PATCH HEX( SUNPRO C & 0xF)
# else
  /* SUNPRO CC = 0xVRP */
 define COMPILER VERSION MAJOR HEX( SUNPRO C>>8)
# define COMPILER VERSION MINOR HEX( SUNPRO C>>4 & 0xF)
# define COMPILER VERSION PATCH HEX( SUNPRO C & 0xF)
# endif
#elif defined( HP cc)
# define COMPILER ID "HP"
 /* HP cc = VVRRPP */
# define COMPILER VERSION MAJOR DEC( HP cc/10000)
# define COMPILER VERSION MINOR DEC( HP cc/100 % 100)
# define COMPILER VERSION PATCH DEC( HP cc % 100)
#elif defined( DECC)
# define COMPILER ID "Compaq"
 /* DECC VER = VVRRTPPPP */
# define COMPILER VERSION MAJOR DEC ( DECC VER/1000000)
# define COMPILER VERSION MINOR DEC( DECC VER/100000 % 100)
# define COMPILER VERSION PATCH DEC( DECC VER % 10000)
#elif defined( IBMC ) && defined( COMPILER VER )
# define COMPILER_ID "zos"
 /* __IBMC__ = VRP */
# define COMPILER_VERSION_MAJOR DEC(__IBMC__/100)
# define COMPILER VERSION_MINOR DEC(__IBMC__/10 % 10)
# define COMPILER VERSION PATCH DEC( IBMC % 10)
\#elif defined( IBMC ) && !defined( COMPILER VER ) && IBMC >= 800
# define COMPILER ID "XL"
 /* IBMC = \overline{VRP} */
# define COMPILER_VERSION_MAJOR DEC(__IBMC__/100)
# define COMPILER_VERSION_MINOR DEC(__IBMC__/10 % 10)
# define COMPILER VERSION PATCH DEC ( IBMC % 10)
#elif defined( IBMC ) && !defined( COMPILER VER ) && IBMC < 800</pre>
# define COMPILER ID "VisualAge"
 /* IBMC = VRP */
```

```
# define COMPILER_VERSION_MAJOR DEC(__IBMC__/100)
# define COMPILER_VERSION_MINOR DEC(__IBMC__/10 % 10)
# define COMPILER VERSION PATCH DEC( IBMC
#elif defined( PGI)
# define COMPILER ID "PGI"
# define COMPILER VERSION MAJOR DEC( PGIC )
# define COMPILER VERSION MINOR DEC( PGIC MINOR )
# if defined( PGIC PATCHLEVEL__)
  define COMPILER_VERSION PATCH DEC( PGIC PATCHLEVEL )
# endif
#elif defined( CRAYC)
# define COMPILER ID "Cray"
# define COMPILER VERSION MAJOR DEC( RELEASE MAJOR)
# define COMPILER_VERSION_MINOR DEC(_RELEASE_MINOR)
#elif defined( TI COMPILER VERSION )
# define COMPILER ID "TI"
 /* TI COMPILER VERSION = VVVRRRPPP */
# define COMPILER VERSION MAJOR DEC( TI COMPILER VERSION /1000000)
# define COMPILER VERSION MINOR DEC( TI COMPILER VERSION /1000
# define COMPILER VERSION PATCH DEC( TI COMPILER VERSION
1000)
#elif defined( FUJITSU) || defined( FCC VERSION) ||
defined( fcc version)
# define COMPILER ID "Fujitsu"
#elif defined( TINYC )
# define COMPILER ID "TinyCC"
#elif defined( SCO VERSION )
# define COMPILER ID "SCO"
#elif defined( clang ) && defined( apple build version )
# define COMPILER ID "AppleClang"
# if defined( MSC VER)
# define SIMULATE ID "MSVC"
# endif
# define COMPILER VERSION MAJOR DEC ( clang major )
# define COMPILER VERSION MINOR DEC( clang minor
# define COMPILER VERSION PATCH DEC ( clang patchlevel )
# if defined(_MSC_VER)
  /* MSC VER = VVRR */
  define SIMULATE VERSION MAJOR DEC ( MSC VER / 100)
# define SIMULATE VERSION MINOR DEC(_MSC_VER % 100)
# define COMPILER VERSION TWEAK DEC( apple build version )
#elif defined( clang
# define COMPILER ID "Clang"
# if defined(_MSC_VER)
# define SIMULATE ID "MSVC"
# endif
# define COMPILER VERSION MAJOR DEC ( clang major )
# define COMPILER VERSION MINOR DEC( clang minor )
# define COMPILER VERSION PATCH DEC( clang patchlevel )
# if defined( MSC VER)
```

```
/* MSC VER = VVRR */
# define SIMULATE VERSION MAJOR DEC( MSC VER / 100)
# define SIMULATE VERSION MINOR DEC( MSC VER % 100)
# endif
#elif defined( GNUC )
# define COMPILER ID "GNU"
# define COMPILER VERSION MAJOR DEC ( GNUC )
# if defined( GNUC MINOR )
# define COMPILER VERSION MINOR DEC ( GNUC MINOR )
# if defined( GNUC PATCHLEVEL )
# define COMPILER VERSION PATCH DEC( GNUC PATCHLEVEL )
# endif
#elif defined( MSC VER)
# define COMPILER ID "MSVC"
 /* MSC VER = \overline{VVRR} */
# define COMPILER_VERSION_MAJOR DEC( MSC VER / 100)
# define COMPILER VERSION MINOR DEC ( MSC VER % 100)
# if defined( MSC FULL VER)
# if MSC VER >= 1400
   /* MSC FULL VER = VVRRPPPPP */
  define COMPILER VERSION PATCH DEC (MSC FULL VER % 100000)
  else
   /* MSC FULL VER = VVRRPPPP */
   define COMPILER VERSION PATCH DEC ( MSC FULL VER % 10000)
# endif
# endif
# if defined( MSC BUILD)
# define COMPILER VERSION TWEAK DEC ( MSC BUILD)
# endif
#elif defined( VISUALDSPVERSION__) || defined(__ADSPBLACKFIN__) ||
defined( ADSPTS ) || defined( ADSP21000 )
# define COMPILER ID "ADSP"
#if defined( VISUALDSPVERSION
 /* VISUALDSPVERSION = 0xVVRRPP00 */
# define COMPILER_VERSION_MAJOR HEX(__VISUALDSPVERSION__>>24)
# define COMPILER_VERSION_MINOR HEX(__VISUALDSPVERSION__>>16 & 0xff)
# define COMPILER VERSION PATCH HEX( VISUALDSPVERSION >>8 & 0xff)
#endif
#elif defined( IAR SYSTEMS ICC__ ) || defined(__IAR_SYSTEMS_ICC)
# define COMPILER ID "IAR"
#elif defined( ARMCC VERSION)
# define COMPILER ID "ARMCC"
#if __ARMCC_VERSION >= 1000000
     ARMCC VERSION = VRRPPPP */
  # define COMPILER VERSION MAJOR DEC( ARMCC VERSION/1000000)
  # define COMPILER_VERSION_MINOR DEC(__ARMCC_VERSION/10000 % 100)
# define COMPILER_VERSION_PATCH DEC(__ARMCC_VERSION % 10000)
#else
      ARMCC VERSION = VRPPPP */
  # define COMPILER VERSION MAJOR DEC( ARMCC VERSION/100000)
  # define COMPILER VERSION MINOR DEC( ARMCC VERSION/10000 % 10)
  # define COMPILER VERSION PATCH DEC( ARMCC VERSION % 10000)
#endif
```

```
#elif defined(SDCC)
# define COMPILER ID "SDCC"
 /* SDCC = VRP */
  define COMPILER VERSION MAJOR DEC(SDCC/100)
# define COMPILER VERSION MINOR DEC(SDCC/10 % 10)
# define COMPILER VERSION PATCH DEC(SDCC % 10)
#elif defined( SGI COMPILER VERSION) || defined( COMPILER VERSION)
# define COMPILER ID "MIPSpro"
# if defined( SGI COMPILER VERSION)
 /* SGI COMPILER VERSION = VRP */
# define COMPILER VERSION MAJOR DEC( SGI COMPILER VERSION/100)
# define COMPILER VERSION MINOR DEC( SGI COMPILER VERSION/10 % 10)
# define COMPILER VERSION PATCH DEC(_SGI_COMPILER_VERSION
# else
 /* COMPILER VERSION = VRP */
# define COMPILER VERSION MAJOR DEC ( COMPILER VERSION/100)
# define COMPILER VERSION MINOR DEC ( COMPILER VERSION/10 % 10)
# define COMPILER_VERSION PATCH DEC(_COMPILER_VERSION % 10)
# endif
/* These compilers are either not known or too old to define an
  identification macro. Try to identify the platform and guess that
 it is the native compiler. */
#elif defined( sgi)
# define COMPILER ID "MIPSpro"
#elif defined( hpux) || defined( hpua)
# define COMPILER ID "HP"
#else /* unknown compiler */
# define COMPILER ID ""
#endif
/* Construct the string literal in pieces to prevent the source from
  getting matched. Store it in a pointer rather than an array
  because some compilers will just produce instructions to fill the
  array rather than assigning a pointer to a static array. */
char const* info compiler = "INFO" ":" "compiler[" COMPILER ID "]";
#ifdef SIMULATE ID
char const* info simulate = "INFO" ":" "simulate[" SIMULATE ID "]";
#endif
#ifdef __QNXNTO
char const* qnxnto = "INFO" ":" "qnxnto[]";
#endif
#if defined( CRAYXE) || defined( CRAYXC)
char const *info cray = "INFO" ":" "compiler wrapper[CrayPrgEnv]";
#endif
#define STRINGIFY HELPER(X) #X
#define STRINGIFY(X) STRINGIFY HELPER(X)
/* Identify known platforms by name. */
#if defined( linux) || defined( linux ) || defined(linux)
# define PLATFORM ID "Linux"
```

```
#elif defined( CYGWIN )
# define PLATFORM ID "Cygwin"
#elif defined(__MINGW32___)
# define PLATFORM ID "MinGW"
#elif defined( APPLE )
# define PLATFORM ID "Darwin"
#elif defined( WIN32) || defined( WIN32 ) || defined(WIN32)
# define PLATFORM ID "Windows"
#elif defined(__FreeBSD__) || defined(__FreeBSD)
# define PLATFORM ID "FreeBSD"
#elif defined( NetBSD ) || defined( NetBSD)
# define PLATFORM ID "NetBSD"
#elif defined( OpenBSD ) || defined( OPENBSD)
# define PLATFORM ID "OpenBSD"
#elif defined( sun) || defined(sun)
# define PLATFORM ID "SunOS"
#elif defined( AIX) || defined( AIX) || defined( AIX ) ||
defined( aix) || defined( aix )
# define PLATFORM ID "AIX"
#elif defined(__sgi) || defined(__sgi__) || defined(_SGI)
# define PLATFORM ID "IRIX"
#elif defined( hpux) || defined(_hpux__)
# define PLATFORM ID "HP-UX"
#elif defined( HAIKU )
# define PLATFORM ID "Haiku"
#elif defined(__BeOS) || defined(__BEOS__) || defined(_BEOS)
# define PLATFORM ID "BeOS"
#elif defined( QNX ) || defined( QNXNTO )
# define PLATFORM ID "QNX"
#elif defined( tru64) || defined( tru64) || defined( TRU64 )
# define PLATFORM ID "Tru64"
#elif defined( riscos) || defined( riscos )
# define PLATFORM ID "RISCos"
#elif defined( sinix) || defined( sinix ) || defined( SINIX )
# define PLATFORM ID "SINIX"
#elif defined( UNIX SV )
# define PLATFORM ID "UNIX SV"
#elif defined( bsdos )
# define PLATFORM ID "BSDOS"
#elif defined( MPRAS) || defined(MPRAS)
# define PLATFORM ID "MP-RAS"
```

```
#elif defined( osf) || defined( osf )
# define PLATFORM ID "OSF1"
#elif defined( SCO SV) || defined(SCO SV) || defined(sco sv)
# define PLATFORM ID "SCO SV"
#elif defined( ultrix) || defined( ultrix ) || defined( ULTRIX)
# define PLATFORM ID "ULTRIX"
#elif defined( XENIX ) || defined( XENIX) || defined(XENIX)
# define PLATFORM ID "Xenix"
#elif defined(__WATCOMC__)
# if defined( LINUX )
# define PLATFORM ID "Linux"
# elif defined( DOS )
# define PLATFORM ID "DOS"
# elif defined( OS2
# define PLATFORM ID "OS2"
# elif defined( WINDOWS )
# define PLATFORM ID "Windows3x"
# else /* unknown platform */
# define PLATFORM ID ""
# endif
#else /* unknown platform */
# define PLATFORM ID ""
#endif
/* For windows compilers MSVC and Intel we can determine
  the architecture of the compiler being used. This is because
   the compilers do not have flags that can change the architecture,
  but rather depend on which compiler is being used
#if defined( WIN32) && defined( MSC VER)
# if defined( M IA64)
# define ARCHITECTURE ID "IA64"
# elif defined( M X64) || defined( M AMD64)
# define ARCHITECTURE ID "x64"
# elif defined( M IX86)
# define ARCHITECTURE ID "X86"
# elif defined( M ARM)
# if M ARM == 4
   define ARCHITECTURE ID "ARMV4I"
\# elif M ARM == 5
  define ARCHITECTURE ID "ARMV5I"
  define ARCHITECTURE ID "ARMV" STRINGIFY ( M ARM)
# elif defined( M MIPS)
```

```
define ARCHITECTURE ID "MIPS"
# elif defined( M SH)
# define ARCHITECTURE ID "SHx"
# else /* unknown architecture */
# define ARCHITECTURE ID ""
# endif
#elif defined( WATCOMC )
# if defined(\overline{M}I86)
  define ARCHITECTURE ID "186"
# elif defined( M IX86)
# define ARCHITECTURE ID "X86"
# else /* unknown architecture */
# define ARCHITECTURE ID ""
# endif
#else
# define ARCHITECTURE ID ""
#endif
/* Convert integer to decimal digit literals. */
#define DEC(n)
  ('0' + (((n) / 10000000) \%10)),
  ('0' + (((n) / 1000000) \%10)),
  ('0' + (((n) / 100000) %10)),
  ('0' + (((n) / 10000) %10)),
  ('0' + (((n) / 1000) %10)),
  ('0' + (((n) / 100)\%10)),
  ('0' + (((n) / 10)\%10)),
  ('0' + ((n) \% 10))
/* Convert integer to hex digit literals. */
#define HEX(n)
  ('0' + ((n) >> 28 \& 0xF)), \ \
  ('0' + ((n) >> 24 \& 0xF)), \ \
  ('0' + ((n) >> 20 \& 0xF)),
  ('0' + ((n) >> 16 \& 0xF)),
  ('0' + ((n) >> 12 \& 0xF)),
  ('0' + ((n) >> 8 & 0xF)), \
  ('0' + ((n) >> 4 & 0xF)), \
  ('0' + ((n)
                  & 0xF))
/* Construct a string literal encoding the version number components. */
#ifdef COMPILER VERSION MAJOR
char const info_version[] = {
  'I', 'N', 'F', 'O', ':',
  'c','o','m','p','i','l','e','r',' ','v','e','r','s','i','o','n','[',
  COMPILER VERSION MAJOR,
# ifdef COMPILER VERSION MINOR
  '.', COMPILER VERSION MINOR,
 ifdef COMPILER VERSION PATCH
   '.', COMPILER VERSION PATCH,
   ifdef COMPILER VERSION TWEAK
    '.', COMPILER VERSION TWEAK,
   endif
   endif
```

```
# endif
 ']','\0'};
#endif
/* Construct a string literal encoding the version number components. */
#ifdef SIMULATE VERSION MAJOR
char const info simulate version[] = {
  'I', 'N', 'F', 'O', ':',
  's','i','m','u','l','a','t','e',' ','v','e','r','s','i','o','n','[',
  SIMULATE VERSION MAJOR,
# ifdef SIMULATE VERSION MINOR
  '.', SIMULATE VERSION MINOR,
  ifdef SIMULATE VERSION PATCH
  '.', SIMULATE VERSION PATCH,
  ifdef SIMULATE VERSION TWEAK
   '.', SIMULATE VERSION TWEAK,
  endif
# endif
# endif
 ']','\0'};
#endif
/* Construct the string literal in pieces to prevent the source from
   getting matched. Store it in a pointer rather than an array
  because some compilers will just produce instructions to fill the
   array rather than assigning a pointer to a static array. */
char const* info platform = "INFO" ":" "platform[" PLATFORM ID "]";
char const* info arch = "INFO" ":" "arch[" ARCHITECTURE ID "]";
const char* info language dialect default = "INFO" ":" "dialect default["
#if !defined( STDC VERSION )
 "90"
      __STDC_VERSION__ >= 201000L
#elif
 "11"
#elif
      _STDC_VERSION__ >= 199901L
 "99"
#else
#endif
"]";
/*----
#ifdef ID VOID MAIN
void main() {}
#else
int main(int argc, char* argv[])
 int require = 0;
 require += info compiler[argc];
 require += info_platform[argc];
 require += info arch[argc];
#ifdef COMPILER VERSION MAJOR
 require += info version[argc];
#ifdef SIMULATE ID
  require += info simulate[argc];
```

```
#endif
#ifdef SIMULATE VERSION MAJOR
  require += info simulate version[argc];
#endif
#if defined( CRAYXE) || defined( CRAYXC)
  require += info cray[argc];
#endif
  require += info language dialect default[argc];
  (void) argv;
  return require;
#endif
#include <sys/types.h>
#include <stdint.h>
#include <stddef.h>
#undef KEY
#if defined( i386)
# define KEY '_','_','i','3','8','6'
# elif defined(__x86_64)
# define KEY '_','_','x','8','6','_','6','4'
# elif defined(__ppc__)
# define KEY '_','_','p','p','c','_','
#elif defined(__ppc64__)
# define KEY '_','_', 'p','c','6','4',' ',' '
#endif
#define SIZE (sizeof(unsigned short))
char info_size[] = {'I', 'N', 'F', 'O', ':', 's','i','z','e','[',
  ('0' + ((SIZE / 10000)%10)),
  ('0' + ((SIZE / 1000) %10)),
  ('0' + ((SIZE / 100)\%10)),
  ('0' + ((SIZE / 10)\%10)),
  ('0' + (SIZE
                    % 10)),
  ']',
#ifdef KEY
  '','k','e','y','[', KEY, ']',
#endif
  '\0'};
#ifdef CLASSIC C
int main(argc, argv) int argc; char *argv[];
#else
int main(int argc, char *argv[])
#endif
  int require = 0;
  require += info size[argc];
  (void) argv;
  return require;
}
  const char features[] = {"\n"
"C FEATURE:"
\#if (\_GNUC\_ * 100 + \_GNUC MINOR ) >= 404
11 1 11
#else
'' O ''
#endif
```

```
"c function prototypes\n"
"C FEATURE:"
             * 100 + GNUC MINOR ) >= 404 \&\& defined(STDC VERSION)
#if ( GNUC
   __STDC_VERSION__ >= 199901L
"1"
#else
"0"
#endif
"c restrict\n"
"C FEATURE:"
#if (__GNUC__ * 100 + __GNUC_MINOR__) >= 406 && defined(__STDC_VERSION__)
   __STDC_VERSION__ >= 201000L
"1"
#else
'' O ''
#endif
"c_static_assert\n"
"C FEATURE:"
\#if ( GNUC * 100 + GNUC_MINOR__) >= 404 && defined(__STDC_VERSION__)
   __STDC_VERSION__ >= 199901L
"1"
#else
'' O ''
#endif
"c variadic macros\n"
};
int main(int argc, char** argv) { (void)argv; return features[argc]; }
/* Name of package */
#define PACKAGE "cmocka"
/* Version number of package */
#define VERSION "1.1.0"
/* #undef LOCALEDIR */
#define DATADIR "/usr/local/share/cmocka"
#define LIBDIR "/usr/local/lib"
#define PLUGINDIR "/usr/local/lib/cmocka-0"
#define SYSCONFDIR "/usr/local/etc"
#define BINARYDIR "/home/sowmya/repos/ecen5013/tutorials/unit tests/3rd-
party/cmocka/make"
#define SOURCEDIR "/home/sowmya/repos/ecen5013/tutorials/unit tests/3rd-
party/cmocka"
/********************************/
/* Define to 1 if you have the <assert.h> header file. */
#define HAVE ASSERT H 1
/* Define to 1 if you have the <dlfcn.h> header file. */
/* #undef HAVE DLFCN H */
/* Define to 1 if you have the <inttypes.h> header file. */
#define HAVE INTTYPES H 1
/* Define to 1 if you have the <io.h> header file. */
/* #undef HAVE IO H */
/* Define to 1 if you have the <malloc.h> header file. */
```

```
#define HAVE MALLOC H 1
/* Define to 1 if you have the <memory.h> header file. */
#define HAVE MEMORY H 1
/* Define to 1 if you have the <setjmp.h> header file. */
#define HAVE SETJMP H 1
/* Define to 1 if you have the <signal.h> header file. */
#define HAVE SIGNAL H 1
/* Define to 1 if you have the <stdarg.h> header file. */
#define HAVE STDARG H 1
/* Define to 1 if you have the <stddef.h> header file. */
#define HAVE STDDEF H 1
/* Define to 1 if you have the <stdint.h> header file. */
#define HAVE STDINT H 1
/* Define to 1 if you have the <stdio.h> header file. */
#define HAVE STDIO H 1
/* Define to 1 if you have the <stdlib.h> header file. */
#define HAVE STDLIB H 1
/* Define to 1 if you have the <strings.h> header file. */
#define HAVE STRINGS H 1
/* Define to 1 if you have the <string.h> header file. */
#define HAVE STRING H 1
/* Define to 1 if you have the <sys/stat.h> header file. */
#define HAVE SYS STAT H 1
/* Define to 1 if you have the <sys/types.h> header file. */
#define HAVE SYS TYPES H 1
/* Define to 1 if you have the <time.h> header file. */
#define HAVE TIME H 1
/* Define to 1 if you have the <unistd.h> header file. */
#define HAVE UNISTD H 1
#define HAVE STRUCT TIMESPEC 1
/* Define to 1 if you have the `calloc' function. */
#define HAVE CALLOC 1
/* Define to 1 if you have the `exit' function. */
#define HAVE EXIT 1
/* Define to 1 if you have the `fprintf' function. */
#define HAVE FPRINTF 1
/* Define to 1 if you have the `snprintf' function. */
```

```
#define HAVE SNPRINTF 1
/* Define to 1 if you have the `_snprintf' function. */
/* #undef HAVE SNPRINTF */
/* Define to 1 if you have the `snprintf s' function. */
/* #undef HAVE SNPRINTF S */
/* Define to 1 if you have the `vsnprintf' function. */
#define HAVE VSNPRINTF 1
/* Define to 1 if you have the ` vsnprintf' function. */
/* #undef HAVE VSNPRINTF */
/* Define to 1 if you have the `_vsnprintf_s' function. */
/* #undef HAVE VSNPRINTF S */
/* Define to 1 if you have the `free' function. */
#define HAVE FREE 1
/* Define to 1 if you have the `longjmp' function. */
#define HAVE LONGJMP 1
/* Define to 1 if you have the `siglongjmp' function. */
#define HAVE SIGLONGJMP 1
/* Define to 1 if you have the `malloc' function. */
#define HAVE MALLOC 1
/* Define to 1 if you have the `memcpy' function. */
#define HAVE MEMCPY 1
/* Define to 1 if you have the `memset' function. */
#define HAVE MEMSET 1
/* Define to 1 if you have the `printf' function. */
#define HAVE PRINTF 1
/* Define to 1 if you have the `setjmp' function. */
#define HAVE SETJMP 1
/* Define to 1 if you have the `signal' function. */
#define HAVE SIGNAL 1
/* Define to 1 if you have the `snprintf' function. */
#define HAVE SNPRINTF 1
/* Define to 1 if you have the `strcmp' function. */
#define HAVE STRCMP 1
/* Define to 1 if you have the `strcpy' function. */
/* #undef HAVE STRCPY */
/* Define to 1 if you have the `vsnprintf' function. */
#define HAVE VSNPRINTF 1
/* Define to 1 if you have the `strsignal' function. */
#define HAVE STRSIGNAL 1
/* Define to 1 if you have the `clock gettime' function. */
```

```
#define HAVE CLOCK GETTIME 1
/* Check if we have TLS support with GCC */
#define HAVE GCC THREAD LOCAL STORAGE 1
/* Check if we have TLS support with MSVC */
/* #undef HAVE MSVC THREAD LOCAL STORAGE */
/* Check if we have CLOCK REALTIME for clock gettime() */
#define HAVE CLOCK GETTIME REALTIME 1
#define WORDS SIZEOF VOID P 8
/* Define WORDS BIGENDIAN to 1 if your processor stores words with the
  significant byte first (like Motorola and SPARC, unlike Intel). */
/* #undef WORDS BIGENDIAN */
#include <cmocka.h>
#include <cmocka pbc.h>
* Copyright 2008 Google Inc.
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
* You may obtain a copy of the License at
* http://www.apache.org/licenses/LICENSE-2.0
* Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an "AS IS" BASIS,
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
implied.
* See the License for the specific language governing permissions and
 * limitations under the License.
#ifndef CMOCKA PRIVATE H
#define CMOCKA PRIVATE H
#ifdef HAVE CONFIG H
#include "config.h"
#endif
#include <stdint.h>
#ifdef WIN32
#include <windows.h>
# ifdef MSC VER
# include <stdio.h> /* snprintf */
 undef inline
# define inline inline
 ifndef va copy
  define va copy(dest, src) (dest = src)
```

```
# endif
  define strcasecmp _stricmp
# define strncasecmp strnicmp
# if defined(HAVE SNPRINTF S)
  undef snprintf
   define snprintf(d, n, ...) snprintf s((d), (n), TRUNCATE,
 VA ARGS )
 \overline{} else /\overline{} HAVE SNPRINTF S */
   if defined (HAVE SNPRINTF)
     undef snprintf
    define snprintf snprintf
  else /* HAVE SNPRINTF */
   if !defined(HAVE SNPRINTF)
    error "no snprintf compatible function found"
   endif /* HAVE SNPRINTF */
  endif /* HAVE SNPRINTF */
# endif /* HAVE SNPRINTF S */
 if defined(HAVE__VSNPRINTF_S)
  undef vsnprintf
   define vsnprintf(s, n, f, v) _vsnprintf_s((s), (n), TRUNCATE, (f),
(V))
  else /* HAVE VSNPRINTF S */
  if defined (HAVE VSNPRINTF)
   undef vsnprintf
    define vsnprintf vsnprintf
   else
   if !defined(HAVE VSNPRINTF)
    error "No vsnprintf compatible function found"
   endif /* HAVE VSNPRINTF */
  endif /* HAVE__VSNPRINTF */
# endif /* HAVE VSNPRINTF S */
# endif /* MSC \overline{\text{VER}} */
/*
* Backwards compatibility with headers shipped with Visual Studio 2005
and
* earlier.
WINBASEAPI BOOL WINAPI IsDebuggerPresent (VOID);
#ifndef PRIdS
# define PRIdS "Id"
#endif
#ifndef PRIu64
# define PRIu64 "I64u"
#endif
#ifndef PRIuMAX
# define PRIuMAX PRIu64
#endif
#ifndef PRIxMAX
#define PRIxMAX "I64x"
#endif
#ifndef PRIXMAX
```

```
#define PRIXMAX "I64X"
#endif
#else /* WIN32 */
#ifndef PRI64 PREFIX
# if WORDSIZE == 64
# define PRI64 PREFIX "1"
# else
# define PRI64 PREFIX "11"
# endif
#endif
#ifndef PRIdS
# define PRIdS "zd"
#endif
#ifndef PRIu64
# define PRIu64 PRI64 PREFIX "u"
#endif
#ifndef PRIuMAX
# define PRIuMAX PRI64 PREFIX "u"
#endif
#ifndef PRIxMAX
#define PRIxMAX PRI64 PREFIX "x"
#endif
#ifndef PRIXMAX
#define PRIXMAX __PRI64 PREFIX "X"
#endif
#endif /* WIN32 */
/** Free memory space */
\#define SAFE FREE(x) do { if ((x) != NULL) {free(x); x=NULL;} } while(0)
/** Zero a structure */
#define ZERO STRUCT(x) memset((char *)&(x), 0, sizeof(x))
/** Zero a structure given a pointer to the structure */
#define ZERO STRUCTP(x) do { if ((x) != NULL) memset((char *)(x), 0,
sizeof(*(x))); } while(0)
/** Get the size of an array */
#define ARRAY SIZE(a) (sizeof(a)/sizeof(a[0]))
/** Overwrite the complete string with 'X' */
#define BURN STRING(x) do { if ((x) != NULL) memset((x), 'X',
strlen((x))); } while(0)
* This is a hack to fix warnings. The idea is to use this everywhere
that we
* get the "discarding const" warning by the compiler. That doesn't
actually
* fix the real issue, but marks the place and you can search the code
for
* discard const.
```

```
* Please use this macro only when there is no other way to fix the
warning.
* We should use this function in only in a very few places.
* Also, please call this via the discard const p() macro interface, as
 * makes the return type safe.
 */
#define discard const(ptr) ((void *)((uintptr t)(ptr)))
/**
 * Type-safe version of discard const
#define discard const p(type, ptr) ((type *)discard const(ptr))
#endif /* CMOCKA PRIVATE H */
/*
* Copyright 2014 Luis Pabon, Jr.
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 * http://www.apache.org/licenses/LICENSE-2.0
* Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */
/*
 * Programming by Contract is a programming methodology
 * which binds the caller and the function called to a
 * contract. The contract is represented using Hoare Triple:
       {P} C {Q}
 * where {P} is the precondition before executing command C,
 * and {Q} is the postcondition.
 * See also:
 * http://en.wikipedia.org/wiki/Design by contract
 * http://en.wikipedia.org/wiki/Hoare logic
 * http://dlang.org/dbc.html
#ifndef CMOCKA PBC H
#define CMOCKA PBC H
#if defined(UNIT TESTING) || defined (DEBUG)
#include <assert.h>
* Checks caller responsibility against contract
#define REQUIRE(cond) assert(cond)
/*
```

```
* Checks function reponsability against contract.
#define ENSURE(cond) assert(cond)
* While REQUIRE and ENSURE apply to functions, INVARIANT
* applies to classes/structs. It ensures that intances
* of the class/struct are consistent. In other words,
 * that the instance has not been corrupted.
#define INVARIANT(invariant fnc) do{ (invariant fnc) } while (0);
#else
#define REQUIRE(cond) do { } while (0);
#define ENSURE(cond) do { } while (0);
#define INVARIANT(invariant_fnc) do{ } while (0);
#endif /* defined(UNIT TESTING) || defined (DEBUG) */
#endif /* CMOCKA PBC H */
* Copyright 2008 Google Inc.
* Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 * http://www.apache.org/licenses/LICENSE-2.0
 * Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an "AS IS" BASIS,
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
*/
#ifndef CMOCKA H
#define CMOCKA H
#ifdef WIN32
# ifdef MSC VER
#define __func__ _FUNCTION___
# ifndef inline
#define inline __inline
# endif /* inline */
# if MSC VER < 1500
# ifdef cplusplus
extern "C" {
# endif /* cplusplus */
int __stdcall IsDebuggerPresent();
   ifdef __cplusplus
} /* extern "C" */
  endif /* __cplusplus */
# endif /* MSC VER < 1500 */
# endif /* _MSC_VER */
#endif /* _WIN32 */
```

```
/**
* @defgroup cmocka The CMocka API
* These headers or their equivalents should be included prior to
including
* this header file.
* @code
* #include <stdarg.h>
 * #include <stddef.h>
 * #include <setjmp.h>
 * @endcode
 ^{\star} This allows test applications to use custom definitions of C standard
 * library functions and types.
 * @ {
*/
/* If WORDSIZE is not set, try to figure it out and default to 32 bit.
#ifndef WORDSIZE
# if defined( x86 64 ) && !defined( ILP32 )
# define WORDSIZE 64
# else
# define __WORDSIZE 32
# endif
#endif
#ifdef DOXYGEN
* Largest integral type. This type should be large enough to hold any
* pointer or integer supported by the compiler.
typedef uintmax t LargestIntegralType;
#else /* DOXGEN */
#ifndef LargestIntegralType
# if WORDSIZE == 64
  define LargestIntegralType unsigned long int
# else
# define LargestIntegralType unsigned long long int
# endif
#endif /* LargestIntegralType */
#endif /* DOXYGEN */
/* Printf format used to display LargestIntegralType as a hexidecimal. */
#ifndef LargestIntegralTypePrintfFormat
# ifdef _WIN32
\# define LargestIntegralTypePrintfFormat "0x%I64x"
# else
      WORDSIZE == 64
   define LargestIntegralTypePrintfFormat "%#lx"
  else
   define LargestIntegralTypePrintfFormat "%#11x"
  endif
# endif /* WIN32 */
#endif /* LargestIntegralTypePrintfFormat */
/* Printf format used to display LargestIntegralType as a decimal. */
#ifndef LargestIntegralTypePrintfFormatDecimal
# ifdef WIN32
```

```
# define LargestIntegralTypePrintfFormatDecimal "%164u"
# else
  if
       WORDSIZE == 64
   define LargestIntegralTypePrintfFormatDecimal "%lu"
  define LargestIntegralTypePrintfFormatDecimal "%llu"
# endif
# endif /* WIN32 */
#endif /* LargestIntegralTypePrintfFormat */
/* Perform an unsigned cast to LargestIntegralType. */
#define cast to largest integral type(value) \
    ((LargestIntegralType)(value))
/* Smallest integral type capable of holding a pointer. */
#if !defined( UINTPTR T) && !defined( UINTPTR T DEFINED)
# if defined( WIN32)
    /* WIN32 \overline{i}s an ILP32 platform */
    typedef unsigned int uintptr t;
# elif defined( WIN64)
    typedef unsigned long int uintptr t
# else /* WIN32 */
/* ILP32 and LP64 platforms */
   ifdef WORDSIZE /* glibc */
    if WORDSIZE == 64
      typedef unsigned long int uintptr t;
      typedef unsigned int uintptr t;
   endif /* __WORDSIZE == 64 */
   else /* \overline{WORDSIZE} */
   if defined (LP64) | defined (I32LPx)
      typedef unsigned long int uintptr t;
    else
      typedef unsigned int uintptr t;
   endif
# endif /* WORDSIZE */
# endif /* _WIN32 */
# define UINTPTR T
# define UINTPTR T DEFINED
#endif /* !defined( UINTPTR T) || !defined( UINTPTR T DEFINED) */
/* Perform an unsigned cast to uintptr t. */
#define cast to pointer integral type(value) \
    ((uintptr t)((size t)(value)))
/* Perform a cast of a pointer to LargestIntegralType */
#define cast ptr to largest integral type(value) \
cast to largest integral type(cast to pointer integral type(value))
/* GCC have printf type attribute check. */
#ifdef _ GNUC
#define CMOCKA PRINTF ATTRIBUTE(a,b) \
     _attribute__ ((__format__ (__printf__, a, b)))
#define CMOCKA PRINTF ATTRIBUTE(a,b)
#endif /* GNUC */
#if defined( GNUC )
```

```
#define CMOCKA DEPRECATED attribute ((deprecated))
#elif defined( MSC VER)
#define CMOCKA_DEPRECATED __declspec(deprecated)
#else
#define CMOCKA DEPRECATED
#endif
#define WILL RETURN ALWAYS -1
#define WILL RETURN ONCE -2
/**
* @defgroup cmocka mock Mock Objects
 * @ingroup cmocka
 * Mock objects mock objects are simulated objects that mimic the
 * real objects. Instead of calling the real objects, the tested object
calls a
 * mock object that merely asserts that the correct methods were called,
with
 * the expected parameters, in the correct order.
 * 
* <strong>will return(function, value)</strong> - The will return()
* pushes a value onto a stack of mock values. This macro is intended to
* used by the unit test itself, while programming the behaviour of the
mocked
* object.
 * <li><strong>mock()</strong> - the mock macro pops a value from a stack
of
 * test values. The user of the mock() macro is the mocked object that
uses it
 * to learn how it should behave.
* Because the will return() and mock() are intended to be used in pairs,
 * cmocka library would fail the test if there are more values pushed
onto the
 * stack using will return() than consumed with mock() and vice-versa.
 * The following unit test stub illustrates how would a unit test
instruct the
 * mock object to return a particular value:
 * @code
 * will return(chef cook, "hotdog");
 * will return(chef cook, 0);
 * @endcode
 * Now the mock object can check if the parameter it received is the
parameter
 * which is expected by the test driver. This can be done the following
way:
 * @code
 * int chef cook(const char *order, char **dish out)
```

```
check expected(order);
 * @endcode
 * For a complete example please at a look
 * <a
href="http://git.cryptomilk.org/projects/cmocka.git/tree/example/chef wra
p/waiter test wrap.c">here</a>.
 * @ {
 */
#ifdef DOXYGEN
 * @brief Retrieve a return value of the current function.
 * @return The value which was stored to return by this function.
 * @see will return()
LargestIntegralType mock(void);
#define mock() _mock(__func__, __FILE__, __LINE__)
#endif
#ifdef DOXYGEN
/**
 * @brief Retrieve a typed return value of the current function.
 * The value would be casted to type internally to avoid having the
 * caller to do the cast manually.
 * @param[in] #type The expected type of the return value
 * @return The value which was stored to return by this function.
 * @code
 * int param;
 * param = mock type(int);
 * @endcode
 * @see will_return()
 * @see mock()
 * @see mock_ptr_type()
 */
#type mock_type(#type);
#define mock type(type) ((type) mock())
#endif
#ifdef DOXYGEN
/**
 * @brief Retrieve a typed return value of the current function.
 * The value would be casted to type internally to avoid having the
 * caller to do the cast manually but also casted to uintptr t to make
 * sure the result has a valid size to be used as a pointer.
```

```
* @param[in] #type The expected type of the return value
 * @return The value which was stored to return by this function.
 * @code
* char *param;
 * param = mock ptr type(char *);
 * @endcode
* @see will return()
* @see mock()
 * @see mock type()
*/
type mock_ptr_type(#type);
#define mock_ptr_type(type) ((type) (uintptr_t) mock())
#endif
#ifdef DOXYGEN
^{\star} @brief Store a value to be returned by mock() later.
* @param[in] #function The function which should return the given
value.
 * @param[in] value The value to be returned by mock().
 * @code
* int return integer(void)
       return (int)mock();
 * }
 * static void test integer return(void **state)
       will_return(return_integer, 42);
        assert int equal(my function calling return integer(), 42);
 * }
 * @endcode
* @see mock()
 * @see will return count()
void will return(#function, LargestIntegralType value);
#else
#define will return(function, value) \
    _will_return(#function, __FILE__, __LINE__, \
                 cast to largest integral type(value), 1)
#endif
#ifdef DOXYGEN
* @brief Store a value to be returned by mock() later.
* @param[in] #function The function which should return the given
value.
```

```
* @param[in] value The value to be returned by mock().
 * @param[in]
              count The parameter indicates the number of times the
value should
                     be returned by mock(). If count is set to -1, the
value
                     will always be returned but must be returned at
least once.
                     If count is set to -2, the value will always be
returned
                     by mock(), but is not required to be returned.
 * @see mock()
* /
void will return count(#function, LargestIntegralType value, int count);
#define will_return_count(function, value, count) \
    will return(#function, FILE , LINE , \
                 cast to largest integral type(value), count)
#endif
#ifdef DOXYGEN
* @brief Store a value that will be always returned by mock().
 * @param[in] #function The function which should return the given
value.
 * @param[in] #value The value to be returned by mock().
* This is equivalent to:
 * @code
 * will return count(function, value, -1);
 * @endcode
 * @see will return_count()
 * @see mock()
 * /
void will return always(#function, LargestIntegralType value);
#define will return always(function, value) \
    will return count (function, (value), WILL RETURN ALWAYS)
#endif
#ifdef DOXYGEN
/**
 * @brief Store a value that may be always returned by mock().
 * This stores a value which will always be returned by mock() but is not
 * required to be returned by at least one call to mock(). Therefore,
 * in contrast to will return always() which causes a test failure if it
 * is not returned at least once, will_return_maybe() will never cause a
test
 * to fail if its value is not returned.
 * @param[in] #function The function which should return the given
value.
 * @param[in] #value The value to be returned by mock().
```

```
* This is equivalent to:
 * @code
 * will return count(function, value, -2);
 * @endcode
 * @see will return count()
 * @see mock()
 */
void will return maybe(#function, LargestIntegralType value);
#else
#define will return maybe(function, value) \
    will return count (function, (value), WILL RETURN ONCE)
#endif
/** @} */
/**
 * @defgroup cmocka_param Checking Parameters
 * @ingroup cmocka
 * Functionality to store expected values for mock function parameters.
 * In addition to storing the return values of mock functions, cmocka
provides
 * functionality to store expected values for mock function parameters
* the expect *() functions provided. A mock function parameter can then
be
* validated using the check expected() macro.
 * Successive calls to expect *() macros for a parameter queues values to
check
 * the specified parameter. check expected() checks a function parameter
 * against the next value queued using expect *(), if the parameter check
* a test failure is signalled. In addition if check expected() is called
and
 * no more parameter values are queued a test failure occurs.
* The following test stub illustrates how to do this. First is the the
function
 * we call in the test driver:
 * @code
 * static void test driver(void **state)
       expect string(chef cook, order, "hotdog");
 * }
 * @endcode
 * Now the chef cook function can check if the parameter we got passed is
the
 * parameter which is expected by the test driver. This can be done the
 * following way:
 * @code
 * int chef cook(const char *order, char **dish out)
 *
       check expected (order);
 * }
 * @endcode
```

```
* For a complete example please at a look at
href="http://git.cryptomilk.org/projects/cmocka.git/tree/example/chef wra
p/waiter test wrap.c">here</a>
 * @ {
 */
* Add a custom parameter checking function. If the event parameter is
 * the event structure is allocated internally by this function. If
event
* parameter is provided it must be allocated on the heap and doesn't
need to
 * be deallocated by the caller.
 */
#ifdef DOXYGEN
/**
* @brief Add a custom parameter checking function.
* If the event parameter is NULL the event structure is allocated
 * by this function. If the parameter is provided it must be allocated on
the
 * heap and doesn't need to be deallocated by the caller.
 * @param[in] #function The function to add a custom parameter checking
                          function for.
 * @param[in]
               #parameter The parameters passed to the function.
* @param[in] #check function The check function to call.
 * @param[in] check data
                                The data to pass to the check function.
void expect_check(#function, #parameter, #check_function, const void
*check data);
#else
#define expect check(function, parameter, check function, check data) \
     expect check(#function, #parameter, FILE , LINE ,
check function, \
                 cast to largest integral type (check data), NULL, 1)
#endif
#ifdef DOXYGEN
/**
* @brief Add an event to check if the parameter value is part of the
provided
         array.
 * The event is triggered by calling check_expected() in the mocked
function.
 * @param[in]
              #function The function to add the check for.
* @param[in] #parameter The name of the parameter passed to the
function.
```

```
* @param[in] value array[] The array to check for the value.
 * @see check expected().
void expect in set(#function, #parameter, LargestIntegralType
value array[]);
#else
#define expect in set(function, parameter, value array) \
    expect in set count(function, parameter, value array, 1)
#endif
#ifdef DOXYGEN
 * @brief Add an event to check if the parameter value is part of the
provided
*
         array.
 * The event is triggered by calling check expected() in the mocked
function.
              #function The function to add the check for.
 * @param[in]
* @param[in]
              #parameter The name of the parameter passed to the
function.
 * @param[in] value array[] The array to check for the value.
* @param[in] count The count parameter returns the number of times the
value
                      should be returned by check expected(). If count is
set
*
                      to -1 the value will always be returned.
 * @see check expected().
* /
void expect in set count(#function, #parameter, LargestIntegralType
value array[], size t count);
#else
#define expect_in_set_count(function, parameter, value_array, count) \
    _expect_in_set(#function, #parameter, __FILE__, __LINE__,
value array, \
                  sizeof(value array) / sizeof((value array)[0]), count)
#endif
#ifdef DOXYGEN
/**
 * @brief Add an event to check if the parameter value is not part of the
         provided array.
 * The event is triggered by calling check expected() in the mocked
function.
 * @param[in] #function The function to add the check for.
* @param[in]
              #parameter The name of the parameter passed to the
function.
 * @param[in] value array[] The array to check for the value.
 * @see check expected().
```

```
*/
void expect not in set(#function, #parameter, LargestIntegralType
value array[]);
#else
#define expect not in set(function, parameter, value array) \
    expect not in set count(function, parameter, value array, 1)
#endif
#ifdef DOXYGEN
^{\star} @brief Add an event to check if the parameter value is not part of the
          provided array.
 * The event is triggered by calling check expected() in the mocked
function.
 * @param[in] #function The function to add the check for.
* @param[in] #parameter The name of the parameter passed to the
function.
 * @param[in]
              value array[] The array to check for the value.
* @param[in] count The count parameter returns the number of times the
value
                      should be returned by check expected(). If count is
set
                      to -1 the value will always be returned.
 * @see check expected().
*/
void expect not in set count (#function, #parameter, LargestIntegralType
value array[], size t count);
#else
#define expect not in set count(function, parameter, value_array, count)
    _expect_not_in set( \
        #function, #parameter, __FILE__, __LINE__, value_array, \
        sizeof(value_array) / sizeof((value_array)[0]), count)
#endif
#ifdef DOXYGEN
/**
* @brief Add an event to check a parameter is inside a numerical range.
 * The check would succeed if minimum <= value <= maximum.
* The event is triggered by calling check_expected() in the mocked
function.
 * @param[in] #function The function to add the check for.
\star @param[in] #parameter The name of the parameter passed to the
function.
 * @param[in]
              minimum The lower boundary of the interval to check
against.
 * @param[in] maximum The upper boundary of the interval to check
against.
```

```
* @see check_expected().
void expect in range(#function, #parameter, LargestIntegralType minimum,
LargestIntegralType maximum);
#else
#define expect in range(function, parameter, minimum, maximum) \
    expect in range count (function, parameter, minimum, maximum, 1)
#endif
#ifdef DOXYGEN
/**
* @brief Add an event to repeatedly check a parameter is inside a
* numerical range. The check would succeed if minimum <= value <=
maximum.
* The event is triggered by calling check_expected() in the mocked
function.
 * @param[in] #function The function to add the check for.
* @param[in]
              #parameter The name of the parameter passed to the
function.
* @param[in] minimum The lower boundary of the interval to check
against.
 * @param[in] maximum The upper boundary of the interval to check
against.
 * @param[in] count The count parameter returns the number of times the
value
*
                      should be returned by check expected(). If count is
set
                      to -1 the value will always be returned.
 * @see check expected().
void expect in range count(#function, #parameter, LargestIntegralType
minimum, LargestIntegralType maximum, size t count);
#define expect in range count (function, parameter, minimum, maximum,
count) \
    _expect_in_range(#function, #parameter, __FILE__, __LINE__, minimum,
                     maximum, count)
#endif
#ifdef DOXYGEN
/**
 * @brief Add an event to check a parameter is outside a numerical range.
 * The check would succeed if minimum > value > maximum.
 * The event is triggered by calling check expected() in the mocked
function.
 * @param[in] #function The function to add the check for.
 * @param[in] #parameter The name of the parameter passed to the
function.
```

```
* @param[in] minimum The lower boundary of the interval to check
against.
 * @param[in] maximum The upper boundary of the interval to check
against.
 * @see check expected().
void expect_not_in_range(#function, #parameter, LargestIntegralType
minimum, LargestIntegralType maximum);
#else
#define expect not in range(function, parameter, minimum, maximum) \
    expect not in range count (function, parameter, minimum, maximum, 1)
#endif
#ifdef DOXYGEN
* @brief Add an event to repeatedly check a parameter is outside a
 * numerical range. The check would succeed if minimum > value > maximum.
 * The event is triggered by calling check expected() in the mocked
function.
 * @param[in]
              #function The function to add the check for.
 * @param[in] #parameter The name of the parameter passed to the
function.
 * @param[in]
              minimum The lower boundary of the interval to check
against.
 * @param[in] maximum The upper boundary of the interval to check
against.
 * @param[in] count The count parameter returns the number of times the
value
                      should be returned by check expected(). If count is
set
 *
                      to -1 the value will always be returned.
 * @see check expected().
void expect not in range count (#function, #parameter, LargestIntegralType
minimum, LargestIntegralType maximum, size t count);
#else
#define expect not in range count(function, parameter, minimum, maximum,
                                  count) \
    _expect_not_in_range(#function, #parameter, __FILE__, __LINE__, \
                         minimum, maximum, count)
#endif
#ifdef DOXYGEN
 * @brief Add an event to check if a parameter is the given value.
 * The event is triggered by calling check expected() in the mocked
function.
```

```
* @param[in] #function The function to add the check for.
 * @param[in]
              #parameter The name of the parameter passed to the
function.
* @param[in] value The value to check.
* @see check expected().
void expect value(#function, #parameter, LargestIntegralType value);
#else
#define expect value(function, parameter, value) \
    expect value count (function, parameter, value, 1)
#endif
#ifdef DOXYGEN
 * @brief Add an event to repeatedly check if a parameter is the given
value.
 * The event is triggered by calling check expected() in the mocked
function.
* @param[in]
              #function The function to add the check for.
* @param[in]
              #parameter The name of the parameter passed to the
function.
 * @param[in]
              value The value to check.
* @param[in] count The count parameter returns the number of times the
value
*
                      should be returned by check expected(). If count is
set
                      to -1 the value will always be returned.
 * @see check expected().
void expect value count(#function, #parameter, LargestIntegralType value,
size t count);
#else
#define expect value count(function, parameter, value, count) \
    expect value(#function, #parameter, __FILE__, __LINE__, \
                  cast to largest integral type (value), count)
#endif
#ifdef DOXYGEN
/**
* @brief Add an event to check if a parameter isn't the given value.
 * The event is triggered by calling check expected() in the mocked
function.
 * @param[in]
              #function The function to add the check for.
* @param[in]
              #parameter The name of the parameter passed to the
function.
 * @param[in] value The value to check.
```

```
* @see check expected().
 * /
void expect not value(#function, #parameter, LargestIntegralType value);
#else
#define expect not value(function, parameter, value) \
    expect not value count(function, parameter, value, 1)
#endif
#ifdef DOXYGEN
* @brief Add an event to repeatedly check if a parameter isn't the given
value.
 * The event is triggered by calling check expected() in the mocked
function.
 * @param[in] #function The function to add the check for.
* @param[in] #parameter The name of the parameter passed to the
function.
 * @param[in] value The value to check.
* @param[in] count The count parameter returns the number of times the
value
                      should be returned by check expected(). If count is
set
*
                      to -1 the value will always be returned.
 * @see check expected().
*/
void expect not value count (#function, #parameter, LargestIntegralType
value, size t count);
#else
\#define expect not value count(function, parameter, value, count) \setminus
    expect not value(#function, #parameter, FILE , LINE , \
                      cast to largest integral type(value), count)
#endif
#ifdef DOXYGEN
/**
 * @brief Add an event to check if the parameter value is equal to the
          provided string.
 * The event is triggered by calling check expected() in the mocked
function.
 * @param[in] #function The function to add the check for.
 * @param[in] #parameter The name of the parameter passed to the
function.
 * @param[in] string The string value to compare.
 * @see check expected().
 */
void expect string(#function, #parameter, const char *string);
#define expect string(function, parameter, string) \
    expect string count (function, parameter, string, 1)
```

```
#endif
#ifdef DOXYGEN
 * @brief Add an event to check if the parameter value is equal to the
         provided string.
 * The event is triggered by calling check expected() in the mocked
function.
 * @param[in]
              #function The function to add the check for.
 * @param[in]
              #parameter The name of the parameter passed to the
function.
 * @param[in]
              string The string value to compare.
 * @param[in] count The count parameter returns the number of times the
value
                      should be returned by check expected(). If count is
set
                      to -1 the value will always be returned.
 * @see check expected().
void expect string count(#function, #parameter, const char *string,
size t count);
#else
#define expect string count(function, parameter, string, count) \
    _expect_string(#function, #parameter, __FILE__, __LINE__, \
                   (const char*)(string), count)
#endif
#ifdef DOXYGEN
* @brief Add an event to check if the parameter value isn't equal to the
         provided string.
 * The event is triggered by calling check expected() in the mocked
function.
 * @param[in]
              #function The function to add the check for.
 * @param[in] #parameter The name of the parameter passed to the
function.
 * @param[in] string The string value to compare.
 * @see check expected().
 * /
void expect not string(#function, #parameter, const char *string);
#else
#define expect not string(function, parameter, string) \
    expect not string count (function, parameter, string, 1)
#endif
#ifdef DOXYGEN
 ^{\star} @brief Add an event to check if the parameter value isn't equal to the
          provided string.
```

```
* The event is triggered by calling check expected() in the mocked
function.
              #function The function to add the check for.
 * @param[in]
 * @param[in]
               #parameter The name of the parameter passed to the
function.
 * @param[in] string The string value to compare.
 * @param[in] count The count parameter returns the number of times the
value
                      should be returned by check expected(). If count is
set
 *
                      to -1 the value will always be returned.
 * @see check expected().
void expect not string count (#function, #parameter, const char *string,
size t count);
#else
#define expect not string count(function, parameter, string, count) \
    _expect_not_string(#function, #parameter, __FILE__, __LINE__, \
                       (const char*)(string), count)
#endif
#ifdef DOXYGEN
 * @brief Add an event to check if the parameter does match an area of
memory.
 * The event is triggered by calling check expected() in the mocked
function.
 * @param[in] #function The function to add the check for.
              #parameter The name of the parameter passed to the
 * @param[in]
function.
 * @param[in]
              memory The memory to compare.
 * @param[in] size The size of the memory to compare.
 * @see check expected().
void expect memory(#function, #parameter, void *memory, size t size);
#else
#define expect memory(function, parameter, memory, size) \
    expect memory count (function, parameter, memory, size, 1)
#endif
#ifdef DOXYGEN
/**
 * @brief Add an event to repeatedly check if the parameter does match an
area
          of memory.
 * The event is triggered by calling check expected() in the mocked
```

function.

```
* @param[in] #function The function to add the check for.
 * @param[in]
              #parameter The name of the parameter passed to the
function.
 * @param[in]
              memory The memory to compare.
 * @param[in] size The size of the memory to compare.
 * @param[in] count The count parameter returns the number of times the
value
                      should be returned by check expected(). If count is
set
 *
                      to -1 the value will always be returned.
 * @see check expected().
void expect memory count(#function, #parameter, void *memory, size t
size, size t count);
#else
#define expect_memory_count(function, parameter, memory, size, count) \
    expect memory(#function, #parameter, __FILE__, __LINE__, \
                   (const void*) (memory), size, count)
#endif
#ifdef DOXYGEN
/**
 * @brief Add an event to check if the parameter doesn't match an area of
          memory.
 * The event is triggered by calling check expected() in the mocked
function.
 * @param[in] #function The function to add the check for.
 * @param[in]
              #parameter The name of the parameter passed to the
function.
 * @param[in]
              memory The memory to compare.
 * @param[in] size The size of the memory to compare.
 * @see check_expected().
 */
void expect not memory(#function, #parameter, void *memory, size t size);
\#define expect not memory(function, parameter, memory, size) \setminus
    expect not memory count (function, parameter, memory, size, 1)
#endif
#ifdef DOXYGEN
* @brief Add an event to repeatedly check if the parameter doesn't match
an
          area of memory.
 * The event is triggered by calling check expected() in the mocked
function.
```

```
* @param[in] #function The function to add the check for.
 * @param[in]
              #parameter The name of the parameter passed to the
function.
* @param[in]
              memory The memory to compare.
 * @param[in]
              size The size of the memory to compare.
 * @param[in] count The count parameter returns the number of times the
value
 *
                      should be returned by check expected(). If count is
set
                      to -1 the value will always be returned.
 * @see check_expected().
void expect not memory count (#function, #parameter, void *memory, size t
size, size t count);
#else
#define expect not memory count(function, parameter, memory, size, count)
    expect not memory(#function, #parameter, FILE , LINE , \
                       (const void*) (memory), size, count)
#endif
#ifdef DOXYGEN
 * @brief Add an event to check if a parameter (of any value) has been
passed.
 * The event is triggered by calling check expected() in the mocked
function.
 * @param[in] #function The function to add the check for.
 * @param[in] #parameter The name of the parameter passed to the
function.
 * @see check expected().
void expect any(#function, #parameter);
#else
#define expect any(function, parameter) \
    expect_any_count(function, parameter, 1)
#endif
#ifdef DOXYGEN
 * @brief Add an event to repeatedly check if a parameter (of any value)
has
         been passed.
 * The event is triggered by calling check expected() in the mocked
function.
 * @param[in] #function The function to add the check for.
```

```
* @param[in] #parameter The name of the parameter passed to the
function.
 * @param[in] count The count parameter returns the number of times the
value
                      should be returned by check expected(). If count is
set
 *
                      to -1 the value will always be returned.
 * @see check_expected().
void expect any count(#function, #parameter, size t count);
#else
#define expect any count(function, parameter, count) ackslash
     expect_any(#function, #parameter, __FILE__, __LINE__, count)
#endif
#ifdef DOXYGEN
* @brief Determine whether a function parameter is correct.
 ^{\star} This ensures the next value queued by one of the expect ^{\star}() macros
matches
 * the specified variable.
 * This function needs to be called in the mock object.
 * @param[in] #parameter The parameter to check.
void check_expected(#parameter);
#else
#define check expected(parameter) \
    check expected (func , #parameter, FILE , LINE , \
                    cast to largest integral type(parameter))
#endif
#ifdef DOXYGEN
* @brief Determine whether a function parameter is correct.
^{\star} This ensures the next value queued by one of the expect ^{\star}() macros
matches
 * the specified variable.
 * This function needs to be called in the mock object.
 * @param[in] #parameter The pointer to check.
 */
void check expected ptr(#parameter);
#define check expected ptr(parameter) \
    check expected ( func , #parameter, FILE , LINE , \
                    cast ptr to largest integral type(parameter))
#endif
/** @} */
/**
 * @defgroup cmocka asserts Assert Macros
 * @ingroup cmocka
```

```
^{\star} This is a set of useful assert macros like the standard C libary's
 * assert(3) macro.
* On an assertion failure a cmocka assert macro will write the failure
to the
* standard error stream and signal a test failure. Due to limitations of
* language the general C standard library assert() and cmocka's
assert true()
* and assert false() macros can only display the expression that caused
* assert failure. cmocka's type specific assert macros,
assert {type} equal()
* and assert {type} not equal(), display the data that caused the
* failure which increases data visibility aiding debugging of failing
test
* cases.
 * @ {
*/
#ifdef DOXYGEN
* @brief Assert that the given expression is true.
^{\star} The function prints an error message to standard error and terminates
the
* test by calling fail() if expression is false (i.e., compares equal to
* zero).
* @param[in] expression The expression to evaluate.
* @see assert int equal()
* @see assert string equal()
void assert_true(scalar expression);
#else
#define assert true(c) assert true(cast to largest integral type(c), #c,
                                     FILE , LINE )
#endif
#ifdef DOXYGEN
/**
* @brief Assert that the given expression is false.
* The function prints an error message to standard error and terminates
the
* test by calling fail() if expression is true.
\star @param[in] expression The expression to evaluate.
 * @see assert int equal()
 * @see assert string equal()
void assert false(scalar expression);
#else
```

```
#define assert_false(c) _assert_true(!(cast_to_largest_integral type(c)),
#c, \
                                     __FILE__, __LINE__)
#endif
#ifdef DOXYGEN
/**
* @brief Assert that the return code is greater than or equal to 0.
* The function prints an error message to standard error and terminates
 * test by calling fail() if the return code is smaller than 0. If the
function
* you check sets an errno if it fails you can pass it to the function
* it will be printed as part of the error message.
 * @param[in] rc
                       The return code to evaluate.
 * @param[in] error
                       Pass errno here or 0.
void assert return code(int rc, int error);
#else
#define assert return code(rc, error) \
    _assert_return_code(cast_to_largest_integral_type(rc), \
                        sizeof(rc), \
                        cast to largest_integral_type(error), \
                        #rc, __FILE__, __LINE__)
#endif
#ifdef DOXYGEN
 * @brief Assert that the given pointer is non-NULL.
* The function prints an error message to standard error and terminates
the
 * test by calling fail() if the pointer is non-NULL.
* @param[in] pointer The pointer to evaluate.
 * @see assert null()
void assert non null(void *pointer);
#else
#define assert non null(c)
_assert_true(cast_ptr_to_largest_integral_type(c), #c, \
                                        ___FILE__, __LINE__)
#endif
#ifdef DOXYGEN
* @brief Assert that the given pointer is NULL.
 * The function prints an error message to standard error and terminates
the
 * test by calling fail() if the pointer is non-NULL.
 * @param[in] pointer The pointer to evaluate.
 * @see assert non null()
```

```
* /
void assert null(void *pointer);
#else
#define assert null(c)
assert true(!(cast ptr to largest integral type(c)), #c, \
 FILE , LINE )
#endif
#ifdef DOXYGEN
* @brief Assert that the two given pointers are equal.
 * The function prints an error message and terminates the test by
calling
 * fail() if the pointers are not equal.
 * @param[in] a
                       The first pointer to compare.
 * @param[in] b
                        The pointer to compare against the first one.
void assert ptr equal(void *a, void *b);
#else
#define assert ptr equal(a, b) \
    assert int equal(cast ptr to largest integral type(a), \
                      cast ptr to largest integral type(b), \
                      __FILE__, __LINE__)
#endif
#ifdef DOXYGEN
 * @brief Assert that the two given pointers are not equal.
 * The function prints an error message and terminates the test by
calling
* fail() if the pointers are equal.
 * @param[in] a
                       The first pointer to compare.
 * @param[in] b
                       The pointer to compare against the first one.
void assert ptr not equal(void *a, void *b);
#else
#define assert ptr not equal(a, b) \
    assert int not equal(cast ptr to largest integral type(a), \
                          cast_ptr_to_largest_integral_type(b), \
                          ___FILE__, __LINE__)
#endif
#ifdef DOXYGEN
/**
 * @brief Assert that the two given integers are equal.
 ^{\star} The function prints an error message to standard error and terminates
the
 * test by calling fail() if the integers are not equal.
 * @param[in] a The first integer to compare.
 * @param[in] b The integer to compare against the first one.
```

```
void assert int equal(int a, int b);
#else
#define assert int equal(a, b) \
    _assert_int_equal(cast_to_largest_integral_type(a), \
                      cast to largest integral type(b), \
                      FILE , LINE )
#endif
#ifdef DOXYGEN
 * @brief Assert that the two given integers are not equal.
 * The function prints an error message to standard error and terminates
the
 * test by calling fail() if the integers are equal.
 * @param[in] a The first integer to compare.
 * @param[in] b The integer to compare against the first one.
 * @see assert int equal()
 * /
void assert int not equal(int a, int b);
#define assert_int_not_equal(a, b) \
    assert int not equal(cast to largest integral type(a), \
                          cast to largest integral type(b), \
                          __FILE__, __LINE__)
#endif
#ifdef DOXYGEN
 * @brief Assert that the two given strings are equal.
 ^{\star} The function prints an error message to standard error and terminates
the
 * test by calling fail() if the strings are not equal.
 * @param[in] a The string to check.
 * @param[in] b The other string to compare.
void assert string equal(const char *a, const char *b);
#else
#define assert string equal(a, b) \
    _assert_string_equal((const char*)(a), (const char*)(b), __FILE , \setminus
                         LINE )
#endif
#ifdef DOXYGEN
* @brief Assert that the two given strings are not equal.
 * The function prints an error message to standard error and terminates
the-
 * test by calling fail() if the strings are equal.
 * @param[in] a The string to check.
 * @param[in] b The other string to compare.
```

```
* /
void assert string not equal(const char *a, const char *b);
#define assert_string_not_equal(a, b) \
   assert string not equal((const char*)(a), (const char*)(b),
FILE , \
                             __LINE )
#endif
#ifdef DOXYGEN
 * @brief Assert that the two given areas of memory are equal, otherwise
fail.
 ^{\star} The function prints an error message to standard error and terminates
 * test by calling fail() if the memory is not equal.
 * @param[in] a The first memory area to compare
                  (interpreted as unsigned char).
 * @param[in] b The second memory area to compare
                  (interpreted as unsigned char).
 * @param[in] size The first n bytes of the memory areas to compare.
void assert memory equal(const void *a, const void *b, size t size);
#define assert memory equal(a, b, size) \
    assert memory equal((const void*)(a), (const void*)(b), size,
 FILE , \
                         __LINE_ )
#endif
#ifdef DOXYGEN
* @brief Assert that the two given areas of memory are not equal.
* The function prints an error message to standard error and terminates
the
 * test by calling fail() if the memory is equal.
 * @param[in] a The first memory area to compare
                  (interpreted as unsigned char).
 * @param[in] b The second memory area to compare
                  (interpreted as unsigned char).
 * @param[in] size The first n bytes of the memory areas to compare.
 * /
void assert memory not equal(const void *a, const void *b, size t size);
#else
#define assert memory not equal(a, b, size) \
    assert memory not equal((const void*)(a), (const void*)(b), size, \
                             FILE , LINE )
#endif
#ifdef DOXYGEN
/**
* @brief Assert that the specified value is not smaller than the minimum
```

```
^{\star} and and not greater than the maximum.
 * The function prints an error message to standard error and terminates
the
 * test by calling fail() if value is not in range.
 * @param[in] value The value to check.
 * @param[in] minimum The minimum value allowed.
 * @param[in] maximum The maximum value allowed.
 */
void assert in range(LargestIntegralType value, LargestIntegralType
minimum, LargestIntegralType maximum);
#else
#define assert in range(value, minimum, maximum) \
    _assert in range( \
        cast to largest integral type(value), \
        cast to largest integral type (minimum), \
        cast_to_largest_integral_type(maximum), __FILE__, __LINE__)
#endif
#ifdef DOXYGEN
 * @brief Assert that the specified value is smaller than the minimum or
 * greater than the maximum.
 ^{\star} The function prints an error message to standard error and terminates
the
 * test by calling fail() if value is in range.
 * @param[in] value The value to check.
 * @param[in] minimum The minimum value to compare.
 * @param[in] maximum The maximum value to compare.
void assert_not_in_range(LargestIntegralType value, LargestIntegralType
minimum, LargestIntegralType maximum);
#else
#define assert not in range(value, minimum, maximum) \
    assert not in range( \
        cast to largest integral type(value), \
        cast_to_largest_integral_type(minimum), \
        cast_to_largest_integral_type(maximum), __FILE__, __LINE__)
#endif
#ifdef DOXYGEN
 * @brief Assert that the specified value is within a set.
 ^{\star} The function prints an error message to standard error and terminates
the
 * test by calling fail() if value is not within a set.
 * @param[in] value The value to look up
 * @param[in] values[] The array to check for the value.
 * @param[in] count The size of the values array.
```

```
*/
void assert_in_set(LargestIntegralType value, LargestIntegralType
values[], size t count);
#else
#define assert in set(value, values, number of values) \
    assert in set(value, values, number of values, FILE , LINE )
#endif
#ifdef DOXYGEN
/**
 ^{\star} @brief Assert that the specified value is not within a set.
 * The function prints an error message to standard error and terminates
the
 * test by calling fail() if value is within a set.
 * @param[in] value The value to look up
 * @param[in] values[] The array to check for the value.
 * @param[in] count The size of the values array.
void assert not in set(LargestIntegralType value, LargestIntegralType
values[], size t count);
#else
#define assert not in set(value, values, number of values) \
    assert not in set(value, values, number of values, FILE ,
 LINE )
#endif
/** @} */
/**
 * @defgroup cmocka call order Call Ordering
 * @ingroup cmocka
 * It is often beneficial to make sure that functions are called in an
 * order. This is independent of mock returns and parameter checking as
 * of the aforementioned do not check the order in which they are called
 * different functions.
 * 
 * <strong>expect function call(function)</strong> - The
 * expect function call() macro pushes an expectation onto the stack of
 * expected calls.
 * <strong>function called()</strong> - pops a value from the stack
of
 * expected calls. function called() is invoked within the mock object
 * that uses it.
 * 
 * expect function call() and function called() are intended to be used
* pairs. Cmocka will fail a test if there are more or less expected
 * created (e.g. expect function call()) than consumed with
function called().
```

```
* There are provisions such as ignore function calls() which allow this
^{\star} restriction to be circumvented in tests where mock calls for the code
under
* test are not the focus of the test.
^{\star} The following example illustrates how a unit test instructs cmocka
 * to expect a function called() from a particular mock,
 * <strong>chef sing()</strong>:
 * @code
 * void chef sing(void);
 * void code under test()
   chef sing();
 * void some test(void **state)
       expect function call (chef sing);
       code_under_test();
 *
 * }
 * @endcode
 * The implementation of the mock then must check whether it was meant to
 * be called by invoking <strong>function called()</strong>:
 * @code
 * void chef sing()
       function called();
 * }
 * @endcode
 * @ {
 */
#ifdef DOXYGEN
\star @brief Check that current mocked function is being called in the
expected
         order
 * @see expect function call()
void function called(void);
#else
#define function_called() _function_called(__func___, __FILE___, __LINE___)
#endif
#ifdef DOXYGEN
* @brief Store expected call(s) to a mock to be checked by
function called()
         later.
* @param[in] #function The function which should should be called
 * @param[in] times number of times this mock must be called
```

```
* @see function called()
 * /
void expect function calls(#function, const int times);
#else
#define expect function calls(function, times) \
    expect function call(#function, FILE , LINE , times)
#endif
#ifdef DOXYGEN
* @brief Store expected single call to a mock to be checked by
          function called() later.
 * @param[in] #function The function which should should be called
 * @see function called()
 */
void expect function call(#function);
#else
#define expect function call(function) \
    expect function call(#function, FILE , LINE , 1)
#endif
#ifdef DOXYGEN
* @brief Expects function called() from given mock at least once
 * @param[in] #function The function which should should be called
 * @see function called()
* /
void expect function call any(#function);
#else
#define expect_function_call_any(function) \
    expect function call(#function, FILE , LINE , -1)
#endif
#ifdef DOXYGEN
* @brief Ignores function called() invocations from given mock function.
 * @param[in] #function The function which should should be called
 * @see function called()
 */
void ignore function calls(#function);
#define ignore function calls(function) \
    _expect_function_call(#function, __FILE__, __LINE__, -2)
#endif
/** @} */
/**
 * @defgroup cmocka exec Running Tests
 * @ingroup cmocka
 * This is the way tests are executed with CMocka.
```

```
* The following example illustrates this macro's use with the unit test
macro.
 * @code
 * void Test0(void **state);
 * void Test1(void **state);
 * int main(void)
 * {
       const struct CMUnitTest tests[] = {
           cmocka unit test(Test0),
           cmocka unit test(Test1),
       };
       return cmocka run group tests(tests, NULL, NULL);
 * }
 * @endcode
 * @ {
 */
#ifdef DOXYGEN
^{\star} @brief Forces the test to fail immediately and quit.
void fail(void);
#else
#define fail() fail( FILE , LINE )
#endif
#ifdef DOXYGEN
 * @brief Forces the test to not be executed, but marked as skipped
* /
void skip(void);
#define skip() _skip(__FILE__, __LINE__)
#endif
#ifdef DOXYGEN
* @brief Forces the test to fail immediately and quit, printing the
reason.
*
 * @code
 * fail msg("This is some error message for test");
 * @endcode
* or
 * @code
 * char *error msg = "This is some error message for test";
 * fail msg("%s", error_msg);
 * @endcode
 */
void fail msg(const char *msg, ...);
#else
#define fail msg(msg, ...) do { \
    print error("ERROR: " msg "\n", ## VA ARGS ); \
    fail(); \
```

```
} while (0)
#endif
#ifdef DOXYGEN
* @brief Generic method to run a single test.
* @deprecated This function was deprecated in favor of
cmocka run group tests
 * @param[in] #function The function to test.
 * @return 0 on success, 1 if an error occured.
 * @code
 * // A test case that does nothing and succeeds.
 * void null test success(void **state) {
 * int main(void) {
       return run test(null test success);
 * }
 * @endcode
 */
int run_test(#function);
#else
#define run test(f) run test(#f, f, NULL, UNIT TEST FUNCTION TYPE TEST,
NULL)
#endif
static inline void unit test dummy(void **state) {
    (void) state;
/** Initializes a UnitTest structure.
 * @deprecated This function was deprecated in favor of cmocka unit test
#define unit test(f) { #f, f, UNIT TEST FUNCTION TYPE TEST }
#define unit test setup(test, setup) \
    { #test " " #setup, setup, UNIT TEST FUNCTION TYPE SETUP }
/** Initializes a UnitTest structure with a setup function.
 * @deprecated This function was deprecated in favor of
cmocka_unit_test_setup
* /
#define unit test setup(test, setup) \
    unit test setup(test, setup), \
    unit test(test), \
    unit test teardown(test, unit test dummy)
#define unit test teardown(test, teardown) \
    { #test " " #teardown, teardown, UNIT TEST FUNCTION TYPE TEARDOWN }
/** Initializes a UnitTest structure with a teardown function.
 * @deprecated This function was deprecated in favor of
cmocka unit test teardown
```

```
*/
#define unit test teardown(test, teardown) \
    _unit_test_setup(test, _unit_test_dummy), \
    unit_test(test), \
    unit test teardown(test, teardown)
/** Initializes a UnitTest structure for a group setup function.
 * @deprecated This function was deprecated in favor of
cmocka run group_tests
#define group test setup(setup) \
    { "group " #setup, setup, UNIT TEST FUNCTION TYPE GROUP SETUP }
/** Initializes a UnitTest structure for a group teardown function.
 * @deprecated This function was deprecated in favor of
cmocka run group tests
#define group test teardown(teardown) \
    { "group " #teardown, teardown,
UNIT TEST FUNCTION TYPE GROUP TEARDOWN }
/**
 * Initialize an array of UnitTest structures with a setup function for a
test
 * and a teardown function. Either setup or teardown can be NULL.
 * @deprecated This function was deprecated in favor of
 * cmocka unit test setup teardown
 */
#define unit test setup teardown(test, setup, teardown) \
    unit test setup(test, setup), \
    unit test(test), \
    unit test teardown(test, teardown)
/** Initializes a CMUnitTest structure. */
#define cmocka unit test(f) { #f, f, NULL, NULL, NULL }
/** Initializes a CMUnitTest structure with a setup function. */
#define cmocka unit test setup(f, setup) { #f, f, setup, NULL, NULL }
/** Initializes a CMUnitTest structure with a teardown function. */
#define cmocka unit test teardown(f, teardown) { #f, f, NULL, teardown,
NULL }
/**
* Initialize an array of CMUnitTest structures with a setup function for
a test
* and a teardown function. Either setup or teardown can be NULL.
#define cmocka unit test setup teardown(f, setup, teardown) { #f, f,
setup, teardown, NULL }
/**
* Initialize a CMUnitTest structure with given initial state. It will be
* to test function as an argument later. It can be used when test state
does
```

```
* not need special initialization or was initialized already.
 * @note If the group setup function initialized the state already, it
won't be
 * overridden by the initial state defined here.
 */
#define cmocka unit test prestate(f, state) { #f, f, NULL, NULL, state }
/**
 * Initialize a CMUnitTest structure with given initial state, setup and
 * teardown function. Any of these values can be NULL. Initial state is
 * later to setup function, or directly to test if none was given.
 * @note If the group setup function initialized the state already, it
won't be
 * overridden by the initial state defined here.
*/
#define cmocka_unit_test_prestate_setup_teardown(f, setup, teardown,
state) { #f, f, setup, teardown, state }
#define run tests(tests) run tests(tests, sizeof(tests) /
sizeof(tests)[0])
#define run group tests(tests) run group tests(tests, sizeof(tests) /
sizeof(tests)[0])
#ifdef DOXYGEN
 * @brief Run tests specified by an array of CMUnitTest structures.
 * @param[in] group tests[] The array of unit tests to execute.
 * @param[in] group setup
                              The setup function which should be called
before
                              all unit tests are executed.
 * @param[in] group teardown The teardown function to be called after
all
                              tests have finished.
 * @return 0 on success, or the number of failed tests.
 * @code
 * static int setup(void **state) {
       int *answer = malloc(sizeof(int));
        if (*answer == NULL) {
            return -1;
        }
        *answer = 42;
       *state = answer;
       return 0;
 * }
 * static int teardown(void **state) {
       free(*state);
        return 0;
 * }
 * static void null test success(void **state) {
```

```
(void) state;
 * static void int test success(void **state) {
        int *answer = *state;
        assert int equal(*answer, 42);
 * }
 * int main(void) {
       const struct CMUnitTest tests[] = {
           cmocka_unit_test(null_test success),
           cmocka unit test setup teardown(int test success, setup,
teardown),
   } ;
       return cmocka run group tests(tests, NULL, NULL);
 * }
 * @endcode
 * @see cmocka unit test
 * @see cmocka_unit_test_setup
 * @see cmocka unit test teardown
 * @see cmocka unit test setup teardown
 */
int cmocka run group tests(const struct CMUnitTest group tests[],
                           CMFixtureFunction group setup,
                           CMFixtureFunction group teardown);
#else
# define cmocka run group tests(group tests, group setup, group teardown)
        cmocka run group tests(#group tests, group tests,
sizeof(group tests) / sizeof(group tests)[0], group setup,
group teardown)
#endif
#ifdef DOXYGEN
* @brief Run tests specified by an array of CMUnitTest structures and
specify
 *
          a name.
 *
 * @param[in] group name
                              The name of the group test.
 * @param[in] group tests[]
                             The array of unit tests to execute.
 * @param[in] group setup
                              The setup function which should be called
before
                              all unit tests are executed.
 * @param[in] group teardown The teardown function to be called after
all
                              tests have finished.
 * @return 0 on success, or the number of failed tests.
 * @code
 * static int setup(void **state) {
        int *answer = malloc(sizeof(int));
        if (*answer == NULL) {
           return -1;
```

```
*answer = 42;
        *state = answer;
        return 0;
 * }
 * static int teardown(void **state) {
       free(*state);
        return 0;
 * }
 * static void null_test_success(void **state) {
       (void) state;
 * }
 * static void int test success(void **state) {
       int *answer = *state;
        assert int equal(*answer, 42);
 * }
 * int main(void) {
       const struct CMUnitTest tests[] = {
           cmocka unit test(null test success),
           cmocka unit test setup teardown(int test success, setup,
teardown),
 * };
      return cmocka run group tests name ("success test", tests, NULL,
NULL);
* }
 * @endcode
 * @see cmocka_unit_test
 * @see cmocka_unit_test_setup
 * @see cmocka_unit_test_teardown
 * @see cmocka_unit_test_setup_teardown
 */
int cmocka run group tests name (const char *group name,
                                const struct CMUnitTest group tests[],
                                CMFixtureFunction group setup,
                                CMFixtureFunction group teardown);
#else
# define cmocka_run_group_tests_name(group_name, group_tests,
group_setup, group_teardown) \
        cmocka run group tests (group name, group tests,
sizeof(group tests) / sizeof(group tests)[0], group setup,
group teardown)
#endif
/** @} */
 * @defgroup cmocka alloc Dynamic Memory Allocation
 * @ingroup cmocka
 * Memory leaks, buffer overflows and underflows can be checked using
cmocka.
```

```
^{\star} To test for memory leaks, buffer overflows and underflows a module
being
 * tested by cmocka should replace calls to malloc(), calloc() and free()
* test malloc(), test calloc() and test free() respectively. Each time a
* is deallocated using test free() it is checked for corruption, if a
corrupt
* block is found a test failure is signalled. All blocks allocated using
* test *() allocation functions are tracked by the cmocka library. When
a test
* completes if any allocated blocks (memory leaks) remain they are
reported
* and a test failure is signalled.
 * For simplicity cmocka currently executes all tests in one process.
Therefore
 * all test cases in a test application share a single address space
which
* means memory corruption from a single test case could potentially
cause the
 * test application to exit prematurely.
 * @ {
 */
#ifdef DOXYGEN
 * @brief Test function overriding malloc.
 * @param[in] size The bytes which should be allocated.
 * @return A pointer to the allocated memory or NULL on error.
 * @code
 * #ifdef UNIT TESTING
 * extern void* _test_malloc(const size_t size, const char* file, const
int line);
 * #define malloc(size) _test_malloc(size, __FILE__, __LINE__)
 * #endif
 * void leak memory() {
       int * const temporary = (int*)malloc(sizeof(int));
       *temporary = 0;
 * }
 * @endcode
 * @see malloc(3)
 */
void *test malloc(size t size);
#else
#define test malloc(size) test malloc(size, FILE , LINE )
#endif
#ifdef DOXYGEN
/**
```

* @brief Test function overriding calloc.

```
* The memory is set to zero.
 * @param[in] nmemb The number of elements for an array to be
allocated.
* @param[in] size The size in bytes of each array element to
allocate.
 ^{\star} @return A pointer to the allocated memory, NULL on error.
 * @see calloc(3)
void *test calloc(size t nmemb, size t size);
#define test_calloc(num, size) _test_calloc(num, size, __FILE__,
 LINE )
#endif
#ifdef DOXYGEN
* @brief Test function overriding realloc which detects buffer overruns
         and memoery leaks.
* @param[in] ptr The memory block which should be changed.
 ^{\star} @param[in] size The bytes which should be allocated.
 * @return
                     The newly allocated memory block, NULL on error.
void *test realloc(void *ptr, size t size);
#define test_realloc(ptr, size) _test_realloc(ptr, size, __FILE__,
 LINE )
#endif
#ifdef DOXYGEN
* @brief Test function overriding free(3).
* @param[in] ptr The pointer to the memory space to free.
 * @see free(3).
 * /
void test free(void *ptr);
#else
#define test_free(ptr) _test_free(ptr, __FILE__, __LINE__)
#endif
/* Redirect malloc, calloc and free to the unit test allocators. */
#ifdef UNIT TESTING
#define malloc test malloc
#define realloc test realloc
#define calloc test_calloc
#define free test free
#endif /* UNIT TESTING */
/** @} */
```

```
/**
* @defgroup cmocka_mock_assert Standard Assertions
 * @ingroup cmocka
 * How to handle assert(3) of the standard C library.
 * Runtime assert macros like the standard C library's assert() should be
* redefined in modules being tested to use cmocka's mock assert()
function.
* Normally mock assert() signals a test failure. If a function is called
* the expect assert failure() macro, any calls to mock assert() within
the
* function will result in the execution of the test. If no calls to
* mock assert() occur during the function called via
expect assert failure() a
 * test failure is signalled.
 * @ {
 */
* @brief Function to replace assert(3) in tested code.
* In conjuction with check assert() it's possible to determine whether
an
 * assert condition has failed without stopping a test.
 * @param[in] result The expression to assert.
* @param[in] expression The expression as string.
 * @param[in] file The file mock assert() is called.
 * @param[in] line The line mock assert() is called.
 * @code
 * #ifdef UNIT TESTING
* extern void mock assert(const int result, const char* const
expression,
                           const char * const file, const int line);
 * #undef assert
 * #define assert(expression) \
       mock_assert((int)(expression), #expression, __FILE__, __LINE__);
 * #endif
 * void increment_value(int * const value) {
      assert(value);
 *
       (*value) ++;
 * }
 * @endcode
 * @see assert(3)
 * @see expect assert failure
void mock assert(const int result, const char* const expression,
                 const char * const file, const int line);
```

```
/**
* @brief Ensure that mock_assert() is called.
 * If mock assert() is called the assert expression string is returned.
* @param[in] fn call The function will will call mock assert().
 * @code
 * #define assert mock assert
 * void showmessage(const char *message) {
    assert (message);
 * int main(int argc, const char* argv[]) {
    expect assert failure(show message(NULL));
    printf("succeeded\n");
    return 0;
 * }
 * @endcode
 */
void expect assert failure(function fn call);
#define expect assert failure(function call) \
  { \
    const int result = setjmp(global expect assert env); \
    global expecting assert = 1; \
    if (result) { \
     print message("Expected assertion %s occurred\n", \
                    global_last failed assert); \
     global expecting assert = 0; \
    } else { \
      function call ; \
      global expecting assert = 0; \
     print_error("Expected assert in %s\n", #function call); \
      _fail(__FILE__, __LINE__); \
    }
  }
#endif
/** @} */
/* Function prototype for setup, test and teardown functions. */
typedef void (*UnitTestFunction) (void **state);
/* Function that determines whether a function parameter value is
correct. */
typedef int (*CheckParameterValue) (const LargestIntegralType value,
                                   const LargestIntegralType
check value data);
/* Type of the unit test function. */
typedef enum UnitTestFunctionType {
    UNIT TEST FUNCTION TYPE TEST = 0,
    UNIT TEST FUNCTION TYPE SETUP,
    UNIT TEST FUNCTION TYPE TEARDOWN,
    UNIT TEST FUNCTION TYPE GROUP SETUP,
    UNIT TEST FUNCTION TYPE GROUP TEARDOWN,
} UnitTestFunctionType;
```

```
* Stores a unit test function with its name and type.
 * NOTE: Every setup function must be paired with a teardown function.
 * possible to specify NULL function pointers.
typedef struct UnitTest {
    const char* name;
    UnitTestFunction function;
    UnitTestFunctionType function type;
} UnitTest;
typedef struct GroupTest {
    UnitTestFunction setup;
    UnitTestFunction teardown;
    const UnitTest *tests;
    const size t number of tests;
} GroupTest;
/* Function prototype for test functions. */
typedef void (*CMUnitTestFunction)(void **state);
/* Function prototype for setup and teardown functions. */
typedef int (*CMFixtureFunction) (void **state);
struct CMUnitTest {
    const char *name;
    CMUnitTestFunction test func;
    CMFixtureFunction setup func;
    CMFixtureFunction teardown func;
    void *initial state;
};
/* Location within some source code. */
typedef struct SourceLocation {
    const char* file;
    int line;
} SourceLocation;
/* Event that's called to check a parameter value. */
typedef struct CheckParameterEvent {
    SourceLocation location;
    const char *parameter name;
    CheckParameterValue check value;
    LargestIntegralType check_value_data;
} CheckParameterEvent;
/* Used by expect assert failure() and mock assert(). */
extern int global expecting assert;
extern jmp buf global expect assert env;
extern const char * global last failed assert;
/* Retrieves a value for the given function, as set by "will return". */
LargestIntegralType mock(const char * const function, const char* const
file,
                          const int line);
void expect function call(
    const char * const function name,
```

```
const char * const file,
    const int line,
    const int count);
void function called (const char * const function, const char* const
file,
                          const int line);
void expect_check(
    const char* const function, const char* const parameter,
    const char* const file, const int line,
    const CheckParameterValue check function,
    const LargestIntegralType check data, CheckParameterEvent * const
event,
    const int count);
void expect in set(
    const char* const function, const char* const parameter,
    const char* const file, const int line, const LargestIntegralType
values[],
    const size t number of values, const int count);
void expect not in set(
    const char* const function, const char* const parameter,
    const char* const file, const int line, const LargestIntegralType
values[].
    const size t number of values, const int count);
void expect in range(
    const char* const function, const char* const parameter,
    const char* const file, const int line,
    const LargestIntegralType minimum,
    const LargestIntegralType maximum, const int count);
void expect not in range(
    const char* const function, const char* const parameter,
    const char* const file, const int line,
    const LargestIntegralType minimum,
    const LargestIntegralType maximum, const int count);
void expect value(
    const char* const function, const char* const parameter,
    const char* const file, const int line, const LargestIntegralType
value,
    const int count);
void expect not value (
    const char* const function, const char* const parameter,
    const char* const file, const int line, const LargestIntegralType
value,
    const int count);
void expect string(
    const char* const function, const char* const parameter,
    const char* const file, const int line, const char* string,
    const int count);
void expect not string(
    const char* const function, const char* const parameter,
    const char* const file, const int line, const char* string,
    const int count);
void expect memory(
    const char* const function, const char* const parameter,
```

```
const char* const file, const int line, const void* const memory,
    const size t size, const int count);
void expect not memory(
    const char* const function, const char* const parameter,
    const char* const file, const int line, const void* const memory,
    const size t size, const int count);
void expect any (
    const char* const function, const char* const parameter,
    const char* const file, const int line, const int count);
void check expected(
    const char * const function name, const char * const parameter name,
    const char* file, const int line, const LargestIntegralType value);
void will return(const char * const function name, const char * const
file,
                  const int line, const LargestIntegralType value,
                  const int count);
void assert true(const LargestIntegralType result,
                  const char* const expression,
                  const char * const file, const int line);
void assert return code(const LargestIntegralType result,
                         size t rlen,
                         const LargestIntegralType error,
                         const char * const expression,
                         const char * const file,
                         const int line);
void assert int equal(
    const LargestIntegralType a, const LargestIntegralType b,
    const char * const file, const int line);
void assert int not equal(
    const LargestIntegralType a, const LargestIntegralType b,
    const char * const file, const int line);
void assert string equal(const char * const a, const char * const b,
                          const char * const file, const int line);
void assert string not equal(const char * const a, const char * const b,
                              const char *file, const int line);
void assert memory_equal(const void * const a, const void * const b,
                          const size t size, const char* const file,
                          const int line);
void _assert_memory_not_equal(const void * const a, const void * const b,
                              const size t size, const char* const file,
                              const int line);
void assert in range(
    const LargestIntegralType value, const LargestIntegralType minimum,
    const LargestIntegralType maximum, const char* const file, const int
line);
void assert not in range(
    const LargestIntegralType value, const LargestIntegralType minimum,
    const LargestIntegralType maximum, const char* const file, const int
line);
void assert in set(
    const LargestIntegralType value, const LargestIntegralType values[],
    const size t number of values, const char* const file, const int
line);
void assert not in set(
    const LargestIntegralType value, const LargestIntegralType values[],
    const size t number of values, const char* const file, const int
line);
```

```
void* _test_malloc(const size_t size, const char* file, const int line);
void* _test_realloc(void *ptr, const size_t size, const char* file, const
int line);
void* test calloc(const size t number of elements, const size t size,
                   const char* file, const int line);
void test free(void* const ptr, const char* file, const int line);
void fail(const char * const file, const int line);
void skip(const char * const file, const int line);
int run test(
    const char * const function name, const UnitTestFunction Function,
    void ** const volatile state, const UnitTestFunctionType
function type,
    const void* const heap_check_point);
CMOCKA DEPRECATED int run tests (const UnitTest * const tests,
                                 const size t number of tests);
CMOCKA DEPRECATED int run group tests(const UnitTest * const tests,
                                       const size t number of tests);
/* Test runner */
int cmocka run group tests (const char *group name,
                            const struct CMUnitTest * const tests,
                            const size t num tests,
                            CMFixtureFunction group setup,
                            CMFixtureFunction group teardown);
/* Standard output and error print methods. */
void print message(const char* const format, ...)
CMOCKA PRINTF ATTRIBUTE (1, 2);
void print error(const char* const format, ...)
CMOCKA PRINTF ATTRIBUTE(1, 2);
void vprint_message(const char* const format, va list args)
CMOCKA PRINTF ATTRIBUTE(1, 0);
void vprint_error(const char* const format, va_list args)
CMOCKA_PRINTF_ATTRIBUTE(1, 0);
enum cm message output {
    CM OUTPUT STDOUT,
    CM OUTPUT SUBUNIT,
    CM OUTPUT TAP,
    CM OUTPUT XML,
};
 * @brief Function to set the output format for a test.
 * The ouput format for the test can either be set globally using this
 * function or overriden with environment variable CMOCKA MESSAGE OUTPUT.
 * The environment variable can be set to either STDOUT, SUBUNIT, TAP or
XML.
 */
void cmocka set message output (enum cm message output output);
```

```
/** @} */
#endif /* CMOCKA H */
#include "config.h"
#include <stdarg.h>
#include <stddef.h>
#include <setjmp.h>
#include <cmocka.h>
#include <cmocka private.h>
static void mock test a called (void)
    function called();
}
static void mock_test_b_called(void)
    function called();
static void mock test c called(void)
    function called();
}
static void test does fail for unexpected call(void **state)
    (void) state;
    expect function call(mock test a called);
    expect function call (mock test a called);
   mock test a called();
   mock_test_a_called();
    mock test_a_called();
}
static void test_does_fail_for_unmade_expected_call(void **state)
    (void) state;
    expect function call (mock test a called);
    expect function call (mock test a called);
    mock test a called();
static void test ordering fails out of order(void **state)
    (void) state;
    expect function call (mock test a called);
    expect function call (mock test b called);
    expect function call (mock test a called);
   mock_test_b_called();
}
static void test ordering fails out of order for at least once calls (void
**state)
{
    (void) state;
```

```
expect function call any (mock test a called);
    ignore function calls (mock test b called);
    mock test b called();
    mock test c called();
}
/* Primarily used to test error message */
static void test fails out of order if no calls found on any(void
**state)
    (void) state;
    expect function call any (mock test a called);
    ignore function calls(mock test b called);
    mock test a called();
    mock_test_c_called();
}
static void test fails if zero count used(void **state)
    (void) state;
    expect function calls (mock test a called, 0);
    mock_test_a_called();
}
int main(void) {
    const struct CMUnitTest tests[] = {
        cmocka unit test(test does fail for unexpected call)
        ,cmocka unit test(test does fail for unmade expected call)
        , cmocka unit test(test does fail for unmade expected call)
        , cmocka unit test(test ordering fails out of order)
,cmocka unit test(test ordering fails out of order for at least once call
s)
, cmocka_unit_test(test_fails_out_of_order_if_no_calls_found_on_any)
        ,cmocka unit test(test fails if zero count used)
    };
    return cmocka run group tests(tests, NULL, NULL);
}
* Copyright 2014 Luis Pabon, Jr.
* Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 * http://www.apache.org/licenses/LICENSE-2.0
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
implied.
 * See the License for the specific language governing permissions and
* limitations under the License.
 */
```

```
/*
* Programming by Contract is a programming methodology
 * which binds the caller and the function called to a
 * contract. The contract is represented using Hoare Triple:
       {P} C {Q}
* where \{P\} is the precondition before executing command C,
* and {Q} is the postcondition.
* See also:
* http://en.wikipedia.org/wiki/Design by contract
* http://en.wikipedia.org/wiki/Hoare logic
 * http://dlang.org/dbc.html
#ifndef CMOCKA PBC H
#define CMOCKA PBC H
#if defined(UNIT TESTING) || defined (DEBUG)
#include <assert.h>
* Checks caller responsibility against contract
#define REQUIRE(cond) assert(cond)
* Checks function reponsability against contract.
#define ENSURE(cond) assert(cond)
* While REQUIRE and ENSURE apply to functions, INVARIANT
* applies to classes/structs. It ensures that intances
 * of the class/struct are consistent. In other words,
* that the instance has not been corrupted.
#define INVARIANT(invariant fnc) do{ (invariant fnc) } while (0);
#else
#define REQUIRE(cond) do { } while (0);
#define ENSURE(cond) do { } while (0);
#define INVARIANT(invariant fnc) do{ } while (0);
#endif /* defined(UNIT TESTING) || defined (DEBUG) */
#endif /* CMOCKA_PBC_H_ */
* Copyright 2008 Google Inc.
* Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
* http://www.apache.org/licenses/LICENSE-2.0
* Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an "AS IS" BASIS,
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
implied.
* See the License for the specific language governing permissions and
```

```
* limitations under the License.
#ifndef CMOCKA H
#define CMOCKA H
#ifdef WIN32
# ifdef MSC VER
#define __func__ _FUNCTION__
# ifndef inline
#define inline inline
# endif /* inline */
# if _MSC_VER < 1500
# ifdef __cplusplus
extern "C" {
# endif /* cplusplus */
int stdcall IsDebuggerPresent();
   ifdef __cplusplus
} /* extern "C" */
  endif /* cplusplus */
# endif /* \overline{\text{MSC}} VER < 1500 */
# endif /* _MSC_VER */
#endif /* _WIN32 */
/**
* @defgroup cmocka The CMocka API
* These headers or their equivalents should be included prior to
including
* this header file.
* @code
* #include <stdarg.h>
* #include <stddef.h>
* #include <setjmp.h>
* @endcode
^{\star} This allows test applications to use custom definitions of C standard
* library functions and types.
* @ {
 * /
/* If __WORDSIZE is not set, try to figure it out and default to 32 bit.
* /
#ifndef WORDSIZE
\# if defined( x86 64 ) && !defined( ILP32 )
# define WORDSIZE 64
# else
# define WORDSIZE 32
# endif
#endif
#ifdef DOXYGEN
* Largest integral type. This type should be large enough to hold any
* pointer or integer supported by the compiler.
typedef uintmax t LargestIntegralType;
```

```
#else /* DOXGEN */
#ifndef LargestIntegralType
# if WORDSIZE == 64
  define LargestIntegralType unsigned long int
# else
# define LargestIntegralType unsigned long long int
# endif
#endif /* LargestIntegralType */
#endif /* DOXYGEN */
/* Printf format used to display LargestIntegralType as a hexidecimal. */
#ifndef LargestIntegralTypePrintfFormat
# ifdef WIN32
# define LargestIntegralTypePrintfFormat "0x%164x"
# else
      WORDSIZE == 64
   define LargestIntegralTypePrintfFormat "%#lx"
  else
   define LargestIntegralTypePrintfFormat "%#11x"
# endif
# endif /* WIN32 */
#endif /* LargestIntegralTypePrintfFormat */
/* Printf format used to display LargestIntegralType as a decimal. */
#ifndef LargestIntegralTypePrintfFormatDecimal
# ifdef WIN32
 define LargestIntegralTypePrintfFormatDecimal "%I64u"
# else
  if WORDSIZE == 64
  define LargestIntegralTypePrintfFormatDecimal "%lu"
  else
  define LargestIntegralTypePrintfFormatDecimal "%llu"
# endif
# endif /* WIN32 */
#endif /* LargestIntegralTypePrintfFormat */
/* Perform an unsigned cast to LargestIntegralType. */
#define cast_to_largest_integral_type(value) \
    ((LargestIntegralType)(value))
/* Smallest integral type capable of holding a pointer. */
#if !defined( UINTPTR T) && !defined( UINTPTR T DEFINED)
# if defined( WIN32)
    /* WIN32 is an ILP32 platform */
    typedef unsigned int uintptr t;
# elif defined(_WIN64)
    typedef unsigned long int uintptr t
# else /* WIN32 */
/* ILP32 and LP64 platforms */
  ifdef WORDSIZE /* glibc */
   if \overline{WORDSIZE} == 64
     typedef unsigned long int uintptr t;
     typedef unsigned int uintptr t;
   endif /* WORDSIZE == 64 */
\# else /* WORDSIZE */
   if defined (LP64) | defined (I32LPx)
      typedef unsigned long int uintptr t;
   else
```

```
typedef unsigned int uintptr t;
   endif
# endif /* WORDSIZE */
# endif /* \overline{\text{WIN32}} */
# define UINTPTR T
# define UINTPTR T DEFINED
#endif /* !defined( UINTPTR T) || !defined( UINTPTR T DEFINED) */
/* Perform an unsigned cast to uintptr t. */
#define cast to pointer integral type(value) \
    ((uintptr t)((size t)(value)))
/* Perform a cast of a pointer to LargestIntegralType */
#define cast ptr to largest integral type(value) \
cast_to_largest_integral_type(cast_to_pointer_integral_type(value))
/* GCC have printf type attribute check. */
#ifdef GNUC
#define CMOCKA PRINTF ATTRIBUTE(a,b) \
    attribute (( format ( printf , a, b)))
#else
#define CMOCKA PRINTF ATTRIBUTE(a,b)
#endif /* __GNUC__ */
#if defined( GNUC )
#define CMOCKA DEPRECATED attribute ((deprecated))
#elif defined( MSC VER)
#define CMOCKA DEPRECATED declspec(deprecated)
#else
#define CMOCKA DEPRECATED
#endif
#define WILL RETURN ALWAYS -1
#define WILL RETURN ONCE -2
/**
 * @defgroup cmocka mock Mock Objects
 * @ingroup cmocka
* Mock objects mock objects are simulated objects that mimic the
behavior of
* real objects. Instead of calling the real objects, the tested object
calls a
* mock object that merely asserts that the correct methods were called,
with
* the expected parameters, in the correct order.
* 
* <strong>will return(function, value)</strong> - The will return()
* pushes a value onto a stack of mock values. This macro is intended to
* used by the unit test itself, while programming the behaviour of the
mocked
* object.
* <strong>mock()</strong> - the mock macro pops a value from a stack
\circ f
```

```
* test values. The user of the mock() macro is the mocked object that
 * to learn how it should behave.
 * 
* Because the will return() and mock() are intended to be used in pairs,
 * cmocka library would fail the test if there are more values pushed
onto the
 * stack using will return() than consumed with mock() and vice-versa.
 * The following unit test stub illustrates how would a unit test
instruct the
 * mock object to return a particular value:
* @code
 * will return(chef cook, "hotdog");
 * will return(chef cook, 0);
 * @endcode
 * Now the mock object can check if the parameter it received is the
 * which is expected by the test driver. This can be done the following
way:
 * @code
 * int chef cook(const char *order, char **dish_out)
 *
       check expected(order);
 * }
 * @endcode
 * For a complete example please at a look
href="http://git.cryptomilk.org/projects/cmocka.git/tree/example/chef wra
p/waiter test wrap.c">here</a>.
 * @ {
 */
#ifdef DOXYGEN
 * @brief Retrieve a return value of the current function.
 * @return The value which was stored to return by this function.
 * @see will return()
 */
LargestIntegralType mock(void);
#define mock() _mock(__func__, __FILE__, __LINE__)
#endif
#ifdef DOXYGEN
* @brief Retrieve a typed return value of the current function.
 * The value would be casted to type internally to avoid having the
 * caller to do the cast manually.
```

```
* @param[in] #type The expected type of the return value
 * @return The value which was stored to return by this function.
 * @code
* int param;
 * param = mock type(int);
 * @endcode
* @see will return()
 * @see mock()
 * @see mock ptr type()
*/
#type mock_type(#type);
#define mock_type(type) ((type) mock())
#endif
#ifdef DOXYGEN
* @brief Retrieve a typed return value of the current function.
* The value would be casted to type internally to avoid having the
 * caller to do the cast manually but also casted to uintptr t to make
 * sure the result has a valid size to be used as a pointer.
 * @param[in] #type The expected type of the return value
 * @return The value which was stored to return by this function.
* @code
 * char *param;
 * param = mock_ptr_type(char *);
 * @endcode
* @see will_return()
* @see mock()
 * @see mock type()
 */
type mock ptr type(#type);
#else
#define mock ptr type(type) ((type) (uintptr t) mock())
#endif
#ifdef DOXYGEN
* @brief Store a value to be returned by mock() later.
* @param[in] #function The function which should return the given
value.
 * @param[in] value The value to be returned by mock().
* @code
 * int return integer(void)
       return (int)mock();
```

```
* }
 * static void test integer return(void **state)
        will return(return integer, 42);
        assert int equal(my function calling return integer(), 42);
 * }
 * @endcode
 * @see mock()
 * @see will return count()
void will return(#function, LargestIntegralType value);
#else
#define will return(function, value) \
    _will_return(#function, __FILE__, __LINE__, \
                 cast to largest integral type (value), 1)
#endif
#ifdef DOXYGEN
 * @brief Store a value to be returned by mock() later.
 * @param[in] #function The function which should return the given
value.
 * @param[in]
              value The value to be returned by mock().
 * @param[in] count The parameter indicates the number of times the
value should
                     be returned by mock(). If count is set to -1, the
value
                     will always be returned but must be returned at
least once.
                     If count is set to -2, the value will always be
returned
                     by mock(), but is not required to be returned.
 * @see mock()
 */
void will return count(#function, LargestIntegralType value, int count);
#define will return count(function, value, count) \
    _will_return(#function, __FILE__, __LINE__, \
                 cast to largest integral type(value), count)
#endif
#ifdef DOXYGEN
/**
 * @brief Store a value that will be always returned by mock().
 * @param[in] #function The function which should return the given
value.
 * @param[in] #value The value to be returned by mock().
 * This is equivalent to:
 * @code
 * will return count(function, value, -1);
```

```
* @endcode
 * @see will return_count()
 * @see mock()
 */
void will return always(#function, LargestIntegralType value);
#define will return always(function, value) \
    will return count (function, (value), WILL RETURN ALWAYS)
#endif
#ifdef DOXYGEN
 * @brief Store a value that may be always returned by mock().
 * This stores a value which will always be returned by mock() but is not
 * required to be returned by at least one call to mock(). Therefore,
 * in contrast to will return always() which causes a test failure if it
 * is not returned at least once, will return maybe() will never cause a
 * to fail if its value is not returned.
* @param[in] #function The function which should return the given
value.
 * @param[in] #value The value to be returned by mock().
 * This is equivalent to:
 * @code
 * will return count(function, value, -2);
 * @endcode
 * @see will return_count()
 * @see mock()
 * /
void will return maybe(#function, LargestIntegralType value);
\#define will_return_maybe(function, value) \setminus
    will return count (function, (value), WILL RETURN ONCE)
#endif
/** @} */
 * @defgroup cmocka param Checking Parameters
 * @ingroup cmocka
 * Functionality to store expected values for mock function parameters.
 * In addition to storing the return values of mock functions, cmocka
provides
 * functionality to store expected values for mock function parameters
using
* the expect *() functions provided. A mock function parameter can then
be
 * validated using the check expected() macro.
* Successive calls to expect *() macros for a parameter queues values to
 * the specified parameter. check expected() checks a function parameter
```

```
* against the next value queued using expect *(), if the parameter check
fails
* a test failure is signalled. In addition if check expected() is called
and
 * no more parameter values are queued a test failure occurs.
^{\star} The following test stub illustrates how to do this. First is the the
 * we call in the test driver:
 * @code
 * static void test driver(void **state)
       expect string(chef cook, order, "hotdog");
 * }
 * @endcode
 ^{\star} Now the chef cook function can check if the parameter we got passed is
the
 * parameter which is expected by the test driver. This can be done the
 * following way:
* @code
* int chef cook(const char *order, char **dish out)
       check expected(order);
 * }
 * @endcode
 * For a complete example please at a look at
href="http://git.cryptomilk.org/projects/cmocka.git/tree/example/chef wra
p/waiter_test wrap.c">here</a>
 * @ {
 */
* Add a custom parameter checking function. If the event parameter is
* the event structure is allocated internally by this function.
* parameter is provided it must be allocated on the heap and doesn't
need to
* be deallocated by the caller.
#ifdef DOXYGEN
/**
* @brief Add a custom parameter checking function.
 ^{\star} If the event parameter is NULL the event structure is allocated
internally
* by this function. If the parameter is provided it must be allocated on
the
* heap and doesn't need to be deallocated by the caller.
* @param[in] #function The function to add a custom parameter checking
                          function for.
 * @param[in] #parameter The parameters passed to the function.
```

```
* @param[in] #check function The check function to call.
 * @param[in] check data
                                The data to pass to the check function.
*/
void expect check(#function, #parameter, #check function, const void
*check data);
#else
#define expect check(function, parameter, check function, check data) \
     expect_check(#function, #parameter, __FILE__, __LINE__,
check function, \
                 cast to largest integral type (check data), NULL, 1)
#endif
#ifdef DOXYGEN
 * @brief Add an event to check if the parameter value is part of the
provided
          array.
 * The event is triggered by calling check expected() in the mocked
function.
* @param[in]
              #function The function to add the check for.
* @param[in]
               #parameter The name of the parameter passed to the
function.
 * @param[in] value array[] The array to check for the value.
* @see check expected().
void expect in set(#function, #parameter, LargestIntegralType
value array[]);
#else
#define expect in set(function, parameter, value array) \
    expect in set count(function, parameter, value array, 1)
#endif
#ifdef DOXYGEN
* @brief Add an event to check if the parameter value is part of the
provided
          array.
 * The event is triggered by calling check expected() in the mocked
function.
 * @param[in]
               #function The function to add the check for.
* @param[in]
              #parameter The name of the parameter passed to the
function.
 * @param[in]
              value array[] The array to check for the value.
* @param[in] count The count parameter returns the number of times the
value
*
                      should be returned by check expected(). If count is
set
                      to -1 the value will always be returned.
```

```
* @see check_expected().
*/
void expect in set count(#function, #parameter, LargestIntegralType
value array[], size t count);
#else
#define expect in set count(function, parameter, value array, count) \
    expect in set(#function, #parameter, FILE , LINE ,
value array, \
                   sizeof(value array) / sizeof((value array)[0]), count)
#endif
#ifdef DOXYGEN
/**
* @brief Add an event to check if the parameter value is not part of the
         provided array.
 * The event is triggered by calling check expected() in the mocked
function.
 * @param[in]
              #function The function to add the check for.
* @param[in]
              #parameter The name of the parameter passed to the
function.
 * @param[in] value array[] The array to check for the value.
 * @see check expected().
 */
void expect not in set(#function, #parameter, LargestIntegralType
value array[]);
\#define expect not in set(function, parameter, value array) \setminus
    expect not in set count(function, parameter, value array, 1)
#endif
#ifdef DOXYGEN
* @brief Add an event to check if the parameter value is not part of the
         provided array.
* The event is triggered by calling check expected() in the mocked
function.
 * @param[in]
              #function The function to add the check for.
* @param[in]
              #parameter The name of the parameter passed to the
function.
 * @param[in] value array[] The array to check for the value.
* @param[in] count The count parameter returns the number of times the
value
                      should be returned by check expected(). If count is
set
                      to -1 the value will always be returned.
 * @see check expected().
```

```
void expect not in set count(#function, #parameter, LargestIntegralType
value array[], size t count);
#else
#define expect not in set count(function, parameter, value array, count)
    expect not in set( \
        #function, #parameter, FILE , LINE , value array, \
        sizeof(value array) / sizeof((value array)[0]), count)
#endif
#ifdef DOXYGEN
 * @brief Add an event to check a parameter is inside a numerical range.
 * The check would succeed if minimum <= value <= maximum.
 * The event is triggered by calling check expected() in the mocked
function.
 * @param[in] #function The function to add the check for.
 * @param[in]
              #parameter The name of the parameter passed to the
function.
 * @param[in]
              minimum The lower boundary of the interval to check
against.
 * @param[in] maximum The upper boundary of the interval to check
against.
 * @see check expected().
void expect in range (#function, #parameter, LargestIntegralType minimum,
LargestIntegralType maximum);
#else
#define expect in range(function, parameter, minimum, maximum) \
    expect in range count (function, parameter, minimum, maximum, 1)
#endif
#ifdef DOXYGEN
 * @brief Add an event to repeatedly check a parameter is inside a
 * numerical range. The check would succeed if minimum <= value <=
maximum.
 * The event is triggered by calling check expected() in the mocked
function.
 * @param[in] #function The function to add the check for.
 * @param[in] #parameter The name of the parameter passed to the
function.
 * @param[in] minimum The lower boundary of the interval to check
against.
 * @param[in] maximum The upper boundary of the interval to check
against.
 *
```

```
* @param[in] count The count parameter returns the number of times the
value
*
                      should be returned by check expected(). If count is
set
                      to -1 the value will always be returned.
* @see check expected().
void expect in range count(#function, #parameter, LargestIntegralType
minimum, LargestIntegralType maximum, size t count);
#define expect in range count (function, parameter, minimum, maximum,
count) \
    expect in range(#function, #parameter, FILE , LINE , minimum,
                     maximum, count)
#endif
#ifdef DOXYGEN
/**
* @brief Add an event to check a parameter is outside a numerical range.
* The check would succeed if minimum > value > maximum.
* The event is triggered by calling check expected() in the mocked
function.
 * @param[in] #function The function to add the check for.
* @param[in] #parameter The name of the parameter passed to the
function.
 * @param[in] minimum The lower boundary of the interval to check
against.
 * @param[in] maximum The upper boundary of the interval to check
against.
 * @see check expected().
void expect not in range(#function, #parameter, LargestIntegralType
minimum, LargestIntegralType maximum);
#else
#define expect not in range(function, parameter, minimum, maximum) \
    expect not in range count (function, parameter, minimum, maximum, 1)
#endif
#ifdef DOXYGEN
/**
* @brief Add an event to repeatedly check a parameter is outside a
 * numerical range. The check would succeed if minimum > value > maximum.
 * The event is triggered by calling check expected() in the mocked
function.
 * @param[in] #function The function to add the check for.
* @param[in] #parameter The name of the parameter passed to the
function.
```

```
* @param[in] minimum The lower boundary of the interval to check
against.
*
 * @param[in]
              maximum The upper boundary of the interval to check
against.
 * @param[in] count The count parameter returns the number of times the
value
                      should be returned by check expected(). If count is
set
                      to -1 the value will always be returned.
 * @see check expected().
* /
void expect not in range count (#function, #parameter, LargestIntegralType
minimum, LargestIntegralType maximum, size t count);
#define expect not in range count(function, parameter, minimum, maximum,
                                  count) \
    expect not in range(#function, #parameter, FILE , LINE , \
                         minimum, maximum, count)
#endif
#ifdef DOXYGEN
 * @brief Add an event to check if a parameter is the given value.
 * The event is triggered by calling check expected() in the mocked
function.
 * @param[in] #function The function to add the check for.
 * @param[in] #parameter The name of the parameter passed to the
function.
 * @param[in] value The value to check.
 * @see check expected().
 */
void expect value(#function, #parameter, LargestIntegralType value);
#define expect value(function, parameter, value) \
    expect value count(function, parameter, value, 1)
#endif
#ifdef DOXYGEN
 * @brief Add an event to repeatedly check if a parameter is the given
value.
 * The event is triggered by calling check expected() in the mocked
function.
              #function The function to add the check for.
 * @param[in]
* @param[in]
              #parameter The name of the parameter passed to the
function.
 * @param[in] value The value to check.
```

```
* @param[in] count
                      The count parameter returns the number of times the
value
                      should be returned by check expected(). If count is
set
 *
                      to -1 the value will always be returned.
 * @see check expected().
void expect value count (#function, #parameter, LargestIntegralType value,
size t count);
#else
#define expect value count(function, parameter, value, count) \
    expect value(#function, #parameter, FILE , LINE , \
                  cast to largest integral type(value), count)
#endif
#ifdef DOXYGEN
* @brief Add an event to check if a parameter isn't the given value.
 * The event is triggered by calling check expected() in the mocked
function.
 * @param[in]
              #function The function to add the check for.
 * @param[in] #parameter The name of the parameter passed to the
function.
 * @param[in] value The value to check.
 * @see check expected().
 * /
void expect not value(#function, #parameter, LargestIntegralType value);
#else
#define expect not value(function, parameter, value) \
    expect not value count (function, parameter, value, 1)
#endif
#ifdef DOXYGEN
 * @brief Add an event to repeatedly check if a parameter isn't the given
value.
 * The event is triggered by calling check_expected() in the mocked
function.
 * @param[in]
              #function The function to add the check for.
 * @param[in]
               #parameter The name of the parameter passed to the
function.
 * @param[in]
              value The value to check.
 * @param[in] count The count parameter returns the number of times the
value
                      should be returned by check expected(). If count is
set
                      to -1 the value will always be returned.
```

```
* @see check_expected().
void expect not value count (#function, #parameter, LargestIntegralType
value, size t count);
#else
#define expect not value count(function, parameter, value, count) \setminus
    expect not value(#function, #parameter, FILE , LINE , \
                      cast to largest integral type(value), count)
#endif
#ifdef DOXYGEN
/**
* @brief Add an event to check if the parameter value is equal to the
         provided string.
 * The event is triggered by calling check expected() in the mocked
function.
 * @param[in]
              #function The function to add the check for.
* @param[in]
              #parameter The name of the parameter passed to the
function.
 * @param[in] string
                      The string value to compare.
 * @see check expected().
 */
void expect string(#function, #parameter, const char *string);
#else
#define expect string(function, parameter, string) \
    expect string count (function, parameter, string, 1)
#endif
#ifdef DOXYGEN
* @brief Add an event to check if the parameter value is equal to the
         provided string.
* The event is triggered by calling check expected() in the mocked
function.
 * @param[in]
              #function The function to add the check for.
* @param[in] #parameter The name of the parameter passed to the
function.
 * @param[in]
              string The string value to compare.
* @param[in] count The count parameter returns the number of times the
value
                      should be returned by check expected(). If count is
set
*
                      to -1 the value will always be returned.
* @see check expected().
void expect string count (#function, #parameter, const char *string,
size t count);
#else
#define expect string count(function, parameter, string, count) \
```

```
expect_string(#function, #parameter, __FILE__, __LINE__, \
                   (const char*)(string), count)
#endif
#ifdef DOXYGEN
 * @brief Add an event to check if the parameter value isn't equal to the
         provided string.
 * The event is triggered by calling check_expected() in the mocked
function.
 * @param[in] #function The function to add the check for.
* @param[in] #parameter The name of the parameter passed to the
function.
 * @param[in] string The string value to compare.
 * @see check expected().
void expect not string(#function, #parameter, const char *string);
#else
#define expect not string(function, parameter, string) \
    expect not string count (function, parameter, string, 1)
#endif
#ifdef DOXYGEN
/**
 * @brief Add an event to check if the parameter value isn't equal to the
         provided string.
 * The event is triggered by calling check expected() in the mocked
function.
 * @param[in] #function The function to add the check for.
 * @param[in] #parameter The name of the parameter passed to the
function.
 * @param[in] string The string value to compare.
 * @param[in] count The count parameter returns the number of times the
value
*
                      should be returned by check expected(). If count is
set
                      to -1 the value will always be returned.
 * @see check expected().
void expect not string count(#function, #parameter, const char *string,
size t count);
#else
#define expect_not_string_count(function, parameter, string, count) \
    expect not string(#function, #parameter, FILE , LINE , \
                       (const char*) (string), count)
#endif
#ifdef DOXYGEN
/**
```

```
* @brief Add an event to check if the parameter does match an area of
memory.
 *
 * The event is triggered by calling check expected() in the mocked
function.
 * @param[in] #function The function to add the check for.
 * @param[in] #parameter The name of the parameter passed to the
function.
 * @param[in] memory The memory to compare.
 * @param[in] size The size of the memory to compare.
 * @see check expected().
 */
void expect memory(#function, #parameter, void *memory, size t size);
#else
#define expect memory(function, parameter, memory, size) \
    expect memory count (function, parameter, memory, size, 1)
#endif
#ifdef DOXYGEN
 * @brief Add an event to repeatedly check if the parameter does match an
area
          of memory.
 * The event is triggered by calling check expected() in the mocked
function.
 * @param[in] #function The function to add the check for.
 * @param[in] #parameter The name of the parameter passed to the
function.
 * @param[in]
              memory The memory to compare.
 * @param[in]
              size The size of the memory to compare.
 * @param[in] count The count parameter returns the number of times the
value
 *
                      should be returned by check expected(). If count is
set
 *
                      to -1 the value will always be returned.
 * @see check expected().
void expect memory count (#function, #parameter, void *memory, size t
size, size t count);
#else
#define expect memory count(function, parameter, memory, size, count) \
    _expect_memory(#function, #parameter, __FILE__, __LINE__, \
                   (const void*) (memory), size, count)
#endif
#ifdef DOXYGEN
/**
* @brief Add an event to check if the parameter doesn't match an area of
```

```
*
          memory.
 * The event is triggered by calling check expected() in the mocked
function.
 * @param[in]
              #function The function to add the check for.
 * @param[in]
              #parameter The name of the parameter passed to the
function.
 * @param[in] memory The memory to compare.
 * @param[in] size The size of the memory to compare.
 * @see check_expected().
 * /
void expect_not_memory(#function, #parameter, void *memory, size_t size);
#else
#define expect not memory(function, parameter, memory, size) \
    expect not memory count (function, parameter, memory, size, 1)
#endif
#ifdef DOXYGEN
 * @brief Add an event to repeatedly check if the parameter doesn't match
an
          area of memory.
 * The event is triggered by calling check expected() in the mocked
function.
 * @param[in] #function The function to add the check for.
 * @param[in]
              #parameter The name of the parameter passed to the
function.
 * @param[in]
              memory The memory to compare.
 * @param[in]
              size The size of the memory to compare.
 * @param[in] count The count parameter returns the number of times the
value
                      should be returned by check expected(). If count is
set
                      to -1 the value will always be returned.
 * @see check expected().
* /
void expect not memory count (#function, #parameter, void *memory, size t
size, size t count);
#else
#define expect not memory count(function, parameter, memory, size, count)
    _expect_not_memory(#function, #parameter, __FILE__,
                                                         LINE _, \
                       (const void*) (memory), size, count)
#endif
#ifdef DOXYGEN
/**
```

```
* @brief Add an event to check if a parameter (of any value) has been
passed.
 * The event is triggered by calling check expected() in the mocked
function.
 * @param[in] #function The function to add the check for.
 * @param[in] #parameter The name of the parameter passed to the
function.
 * @see check expected().
void expect any(#function, #parameter);
\#define expect any(function, parameter) \setminus
    expect_any_count(function, parameter, 1)
#endif
#ifdef DOXYGEN
 * @brief Add an event to repeatedly check if a parameter (of any value)
has
          been passed.
 * The event is triggered by calling check expected() in the mocked
function.
 * @param[in]
              #function The function to add the check for.
 * @param[in] #parameter The name of the parameter passed to the
function.
 * @param[in] count The count parameter returns the number of times the
value
                      should be returned by check expected(). If count is
set
                      to -1 the value will always be returned.
 * @see check expected().
 */
void expect any count(#function, #parameter, size t count);
#define expect any count(function, parameter, count) \
     expect_any(#function, #parameter, __FILE__, __LINE__, count)
#endif
#ifdef DOXYGEN
 * @brief Determine whether a function parameter is correct.
 * This ensures the next value queued by one of the expect *() macros
matches
 * the specified variable.
 * This function needs to be called in the mock object.
 * @param[in] #parameter The parameter to check.
 */
void check expected(#parameter);
```

```
#else
\#define check expected(parameter) \setminus
    _check_expected(__func__, #parameter, __FILE__, __LINE , \
                    cast to largest integral type(parameter))
#endif
#ifdef DOXYGEN
* @brief Determine whether a function parameter is correct.
 ^{\star} This ensures the next value queued by one of the expect ^{\star}() macros
matches
 * the specified variable.
* This function needs to be called in the mock object.
 * @param[in] #parameter The pointer to check.
 */
void check expected ptr(#parameter);
#else
#define check expected ptr(parameter) \
    check expected( func , #parameter, FILE , LINE , \
                    cast ptr to largest integral type(parameter))
#endif
/** @} */
/**
 * @defgroup cmocka asserts Assert Macros
 * @ingroup cmocka
^{\star} This is a set of useful assert macros like the standard C libary's
 * assert(3) macro.
* On an assertion failure a cmocka assert macro will write the failure
* standard error stream and signal a test failure. Due to limitations of
the C
* language the general C standard library assert() and cmocka's
assert true()
* and assert false() macros can only display the expression that caused
the
* assert failure. cmocka's type specific assert macros,
assert {type} equal()
* and assert {type} not equal(), display the data that caused the
assertion
* failure which increases data visibility aiding debugging of failing
test
* cases.
 * @ {
 */
#ifdef DOXYGEN
* @brief Assert that the given expression is true.
* The function prints an error message to standard error and terminates
the
* test by calling fail() if expression is false (i.e., compares equal to
```

```
* zero).
 * @param[in] expression The expression to evaluate.
 * @see assert int equal()
* @see assert string equal()
void assert true(scalar expression);
#define assert true(c) assert true(cast to largest integral type(c), #c,
                                    ___FILE__, __LINE__)
#endif
#ifdef DOXYGEN
/**
 * @brief Assert that the given expression is false.
 ^{\star} The function prints an error message to standard error and terminates
the
 * test by calling fail() if expression is true.
* @param[in] expression The expression to evaluate.
 * @see assert_int_equal()
 * @see assert string equal()
 * /
void assert false(scalar expression);
#else
#define assert false(c) assert true(!(cast to largest integral type(c)),
#c, \
                                     ___FILE___, __LINE___)
#endif
#ifdef DOXYGEN
* @brief Assert that the return code is greater than or equal to 0.
* The function prints an error message to standard error and terminates
* test by calling fail() if the return code is smaller than 0. If the
function
* you check sets an errno if it fails you can pass it to the function
and
* it will be printed as part of the error message.
 * @param[in] rc
                      The return code to evaluate.
 * @param[in] error Pass errno here or 0.
 * /
void assert return code(int rc, int error);
#else
#define assert return code(rc, error) \
    assert return code(cast to largest integral type(rc), \
                        sizeof(rc), \
                        cast to largest integral type(error), \
                        #rc, __FILE__, __LINE__)
#endif
#ifdef DOXYGEN
```

```
/**
* @brief Assert that the given pointer is non-NULL.
* The function prints an error message to standard error and terminates
the
* test by calling fail() if the pointer is non-NULL.
 * @param[in] pointer The pointer to evaluate.
 * @see assert_null()
 * /
void assert non null(void *pointer);
#else
#define assert non null(c)
assert true(cast ptr to largest integral type(c), #c, \
                                        __FILE__, __LINE__)
#endif
#ifdef DOXYGEN
/**
* @brief Assert that the given pointer is NULL.
^{\star} The function prints an error message to standard error and terminates
 * test by calling fail() if the pointer is non-NULL.
 * @param[in] pointer The pointer to evaluate.
 * @see assert non null()
 */
void assert_null(void *pointer);
#else
#define assert null(c)
assert true(!(cast ptr to largest integral type(c)), #c, \
 _FILE__, __LINE )
#endif
#ifdef DOXYGEN
* @brief Assert that the two given pointers are equal.
* The function prints an error message and terminates the test by
calling
* fail() if the pointers are not equal.
 * @param[in] a
                   The first pointer to compare.
 * @param[in] b
                       The pointer to compare against the first one.
void assert ptr equal(void *a, void *b);
#else
#define assert ptr equal(a, b) \
    assert int equal(cast ptr to largest integral type(a), \
                      cast_ptr_to_largest_integral_type(b), \
                      ___FILE__, __LINE__)
#endif
#ifdef DOXYGEN
/**
* @brief Assert that the two given pointers are not equal.
```

```
^{\star} The function prints an error message and terminates the test by
calling
 * fail() if the pointers are equal.
 * @param[in] a
                       The first pointer to compare.
 * @param[in] b
                       The pointer to compare against the first one.
void assert_ptr_not equal(void *a, void *b);
#else
#define assert_ptr_not_equal(a, b) \
    assert int not equal(cast ptr to largest integral type(a), \
                          cast ptr to largest integral type(b), \
                          ___FILE___, ___LINE___)
#endif
#ifdef DOXYGEN
* @brief Assert that the two given integers are equal.
* The function prints an error message to standard error and terminates
the
* test by calling fail() if the integers are not equal.
 * @param[in] a The first integer to compare.
 * @param[in] b The integer to compare against the first one.
void assert int equal(int a, int b);
#else
#define assert int equal(a, b) \
    _assert_int_equal(cast to largest integral type(a), \
                      cast to largest integral type(b), \
                      ___FILE__, __LINE )
#endif
#ifdef DOXYGEN
 * @brief Assert that the two given integers are not equal.
 * The function prints an error message to standard error and terminates
the
 * test by calling fail() if the integers are equal.
 * @param[in] a The first integer to compare.
 * @param[in] b The integer to compare against the first one.
 * @see assert int equal()
 * /
void assert int not equal(int a, int b);
#else
#define assert int not equal(a, b) \
    _assert_int_not_equal(cast_to_largest_integral_type(a), \
                          cast to largest integral type(b), \
                          FILE , LINE )
#endif
#ifdef DOXYGEN
```

```
/**
* @brief Assert that the two given strings are equal.
 * The function prints an error message to standard error and terminates
the
* test by calling fail() if the strings are not equal.
 * @param[in] a The string to check.
 * @param[in] b The other string to compare.
void assert string equal(const char *a, const char *b);
#else
#define assert string equal(a, b) \
    _assert_string_equal((const char*)(a), (const char*)(b), FILE , \
                         __LINE_ )
#endif
#ifdef DOXYGEN
/**
* @brief Assert that the two given strings are not equal.
* The function prints an error message to standard error and terminates
 * test by calling fail() if the strings are equal.
 * @param[in] a The string to check.
 * @param[in] b The other string to compare.
void assert_string_not equal(const char *a, const char *b);
#define assert string not equal(a, b) \
    assert string not equal((const char*)(a), (const char*)(b),
 FILE , \
                             LINE )
#endif
#ifdef DOXYGEN
* @brief Assert that the two given areas of memory are equal, otherwise
fail.
 ^{\star} The function prints an error message to standard error and terminates
 * test by calling fail() if the memory is not equal.
 * @param[in] a The first memory area to compare
                  (interpreted as unsigned char).
 * @param[in] b The second memory area to compare
                  (interpreted as unsigned char).
 * @param[in] size The first n bytes of the memory areas to compare.
void assert memory equal(const void *a, const void *b, size t size);
#else
#define assert_memory_equal(a, b, size) \
    assert memory equal((const void*)(a), (const void*)(b), size,
FILE , \
```

```
LINE )
#endif
#ifdef DOXYGEN
 * @brief Assert that the two given areas of memory are not equal.
 * The function prints an error message to standard error and terminates
 * test by calling fail() if the memory is equal.
 * @param[in] a The first memory area to compare
                  (interpreted as unsigned char).
 * @param[in] b The second memory area to compare
                  (interpreted as unsigned char).
 * @param[in] size The first n bytes of the memory areas to compare.
void assert memory not equal(const void *a, const void *b, size t size);
#else
#define assert memory not equal(a, b, size) \
    assert memory not equal((const void*)(a), (const void*)(b), size, \
                             ___FILE__, __LINE_ )
#endif
#ifdef DOXYGEN
 * @brief Assert that the specified value is not smaller than the minimum
 * and and not greater than the maximum.
 * The function prints an error message to standard error and terminates
the
 * test by calling fail() if value is not in range.
 * @param[in] value The value to check.
 * @param[in] minimum The minimum value allowed.
 * @param[in] maximum The maximum value allowed.
void assert in range(LargestIntegralType value, LargestIntegralType
minimum, LargestIntegralType maximum);
#else
#define assert_in_range(value, minimum, maximum) \
    _assert_in_range( \
        cast_to_largest_integral_type(value), \
        cast to largest integral type (minimum), \
        cast_to_largest_integral_type(maximum), __FILE__, __LINE__)
#endif
#ifdef DOXYGEN
* @brief Assert that the specified value is smaller than the minimum or
 * greater than the maximum.
* The function prints an error message to standard error and terminates
 * test by calling fail() if value is in range.
```

```
* @param[in] value The value to check.
 * @param[in] minimum The minimum value to compare.
* @param[in] maximum The maximum value to compare.
void assert not in range(LargestIntegralType value, LargestIntegralType
minimum, LargestIntegralType maximum);
#define assert not in range(value, minimum, maximum) \
    _assert_not_in_range( \
       cast_to_largest_integral_type(value), \
       cast_to_largest_integral_type(minimum), \
       cast to largest integral type (maximum), FILE , LINE )
#endif
#ifdef DOXYGEN
* @brief Assert that the specified value is within a set.
* The function prints an error message to standard error and terminates
the
* test by calling fail() if value is not within a set.
* @param[in] value The value to look up
 * @param[in] values[] The array to check for the value.
 * @param[in] count The size of the values array.
void assert in set(LargestIntegralType value, LargestIntegralType
values[], size t count);
#else
#define assert in set(value, values, number of values) \
    assert in set(value, values, number of values, FILE , LINE )
#endif
#ifdef DOXYGEN
* @brief Assert that the specified value is not within a set.
* The function prints an error message to standard error and terminates
the
 * test by calling fail() if value is within a set.
 * @param[in] value The value to look up
* @param[in] values[] The array to check for the value.
 * @param[in] count The size of the values array.
void assert not in set(LargestIntegralType value, LargestIntegralType
values[], size t count);
#else
#define assert not in set(value, values, number of values) \setminus
    assert not in set(value, values, number of values, FILE ,
 LINE
#endif
/** @} */
```

```
/**
* @defgroup cmocka call order Call Ordering
 * @ingroup cmocka
 * It is often beneficial to make sure that functions are called in an
 * order. This is independent of mock returns and parameter checking as
 * of the aforementioned do not check the order in which they are called
from
* different functions.
 * 
 * <strong>expect function call(function)</strong> - The
 * expect function call() macro pushes an expectation onto the stack of
 * expected calls.
 * <li><strong>function called()</strong> - pops a value from the stack
of
* expected calls. function called() is invoked within the mock object
 * that uses it.
 * 
* expect function call() and function called() are intended to be used
* pairs. Cmocka will fail a test if there are more or less expected
calls
* created (e.g. expect function call()) than consumed with
function called().
 * There are provisions such as ignore function calls() which allow this
* restriction to be circumvented in tests where mock calls for the code
under
* test are not the focus of the test.
 * The following example illustrates how a unit test instructs cmocka
 * to expect a function called() from a particular mock,
 * <strong>chef sing()</strong>:
 * @code
 * void chef sing(void);
 * void code under test()
    chef sing();
 * }
 * void some_test(void **state)
       expect function call (chef sing);
 *
       code under test();
 * }
 * @endcode
 * The implementation of the mock then must check whether it was meant to
 * be called by invoking <strong>function called()</strong>:
 * @code
 * void chef sing()
       function called();
```

```
* }
 * @endcode
 * @ {
* /
#ifdef DOXYGEN
* @brief Check that current mocked function is being called in the
expected
         order
 * @see expect function call()
void function called(void);
#define function_called() _function_called(__func__, __FILE__, __LINE__)
#endif
#ifdef DOXYGEN
* @brief Store expected call(s) to a mock to be checked by
function called()
          later.
 * @param[in] #function The function which should should be called
* @param[in] times number of times this mock must be called
 * @see function called()
*/
void expect function calls(#function, const int times);
#define expect function calls(function, times) \
    expect function call(#function, FILE , LINE , times)
#endif
#ifdef DOXYGEN
^{\star} @brief Store expected single call to a mock to be checked by
          function called() later.
 * @param[in] #function The function which should should be called
 * @see function called()
 */
void expect function call(#function);
#else
#define expect function call(function) \
    _expect_function_call(#function, __FILE__, __LINE__, 1)
#endif
#ifdef DOXYGEN
/**
* @brief Expects function called() from given mock at least once
* @param[in] #function The function which should should be called
 * @see function called()
```

```
void expect function call any(#function);
#else
#define expect function call any(function) \
    _expect_function_call(#function, __FILE__, __LINE__, -1)
#endif
#ifdef DOXYGEN
 * @brief Ignores function_called() invocations from given mock function.
 * @param[in] #function The function which should should be called
 * @see function called()
 * /
void ignore function calls(#function);
#define ignore function calls(function) \
    expect function call(#function, FILE , LINE , -2)
#endif
/** @} */
/**
 * @defgroup cmocka exec Running Tests
 * @ingroup cmocka
 ^{\star} This is the way tests are executed with CMocka.
 * The following example illustrates this macro's use with the unit test
macro.
*
 * @code
 * void Test0(void **state);
 * void Test1(void **state);
 * int main(void)
       const struct CMUnitTest tests[] = {
          cmocka_unit_test(Test0),
           cmocka unit test (Test1),
       return cmocka run group tests(tests, NULL, NULL);
 * }
 * @endcode
 * @ {
 */
#ifdef DOXYGEN
^{\star} @brief Forces the test to fail immediately and quit.
*/
void fail(void);
#define fail() fail( FILE , LINE )
#endif
#ifdef DOXYGEN
/**
```

```
* @brief Forces the test to not be executed, but marked as skipped
 * /
void skip(void);
#else
#define skip() skip( FILE , LINE )
#endif
#ifdef DOXYGEN
* @brief Forces the test to fail immediately and quit, printing the
reason.
 * @code
 * fail msg("This is some error message for test");
 * @endcode
* or
 * @code
 * char *error msg = "This is some error message for test";
 * fail msg("%s", error msg);
 * @endcode
 */
void fail msg(const char *msg, ...);
#else
#define fail msg(msg, ...) do { \
    print error("ERROR: " msg "\n", ## VA ARGS ); \
    fail(); \
} while (0)
#endif
#ifdef DOXYGEN
/**
 * @brief Generic method to run a single test.
* @deprecated This function was deprecated in favor of
cmocka_run_group_tests
 * @param[in] #function The function to test.
 * @return 0 on success, 1 if an error occured.
 * @code
 ^{\star} // A test case that does nothing and succeeds.
 * void null_test_success(void **state) {
 * }
 * int main(void) {
        return run test(null test success);
 * }
 * @endcode
 */
int run test(#function);
#else
#define run test(f) run test(#f, f, NULL, UNIT TEST FUNCTION TYPE TEST,
NULL)
#endif
static inline void unit test dummy(void **state) {
    (void) state;
```

```
}
/** Initializes a UnitTest structure.
 * @deprecated This function was deprecated in favor of cmocka unit test
#define unit_test(f) { #f, f, UNIT TEST FUNCTION TYPE TEST }
#define unit test setup(test, setup) \
    { #test " " #setup, setup, UNIT TEST_FUNCTION_TYPE_SETUP }
/** Initializes a UnitTest structure with a setup function.
* @deprecated This function was deprecated in favor of
cmocka unit test setup
* /
#define unit_test_setup(test, setup) \
    unit test setup(test, setup), \
   unit test(test), \
    unit test teardown(test, unit test dummy)
#define _unit_test_teardown(test, teardown) \
    { #test "_" #teardown, teardown, UNIT_TEST_FUNCTION_TYPE_TEARDOWN }
/** Initializes a UnitTest structure with a teardown function.
 * @deprecated This function was deprecated in favor of
cmocka unit test teardown
*/
#define unit test teardown(test, teardown) \
    unit test setup(test, unit test dummy), \
    unit test(test), \
    unit test teardown(test, teardown)
/** Initializes a UnitTest structure for a group setup function.
 * @deprecated This function was deprecated in favor of
cmocka_run_group_tests
#define group test setup(setup) \
    { "group " #setup, setup, UNIT TEST FUNCTION TYPE GROUP SETUP }
/** Initializes a UnitTest structure for a group teardown function.
 * @deprecated This function was deprecated in favor of
cmocka_run_group_tests
#define group test teardown(teardown) \
   { "group " #teardown, teardown,
UNIT TEST FUNCTION TYPE GROUP TEARDOWN }
* Initialize an array of UnitTest structures with a setup function for a
test
 * and a teardown function. Either setup or teardown can be NULL.
* @deprecated This function was deprecated in favor of
 * cmocka unit test setup teardown
 */
#define unit test setup teardown(test, setup, teardown) \
```

```
unit test setup(test, setup), \
    unit test(test), \
    _unit_test_teardown(test, teardown)
/** Initializes a CMUnitTest structure. */
#define cmocka unit test(f) { #f, f, NULL, NULL, NULL }
/** Initializes a CMUnitTest structure with a setup function. */
#define cmocka unit test setup(f, setup) { #f, f, setup, NULL, NULL }
/** Initializes a CMUnitTest structure with a teardown function. */
#define cmocka unit test teardown(f, teardown) { #f, f, NULL, teardown,
NULL }
/**
 * Initialize an array of CMUnitTest structures with a setup function for
a test
* and a teardown function. Either setup or teardown can be NULL.
#define cmocka unit test setup teardown(f, setup, teardown) { #f, f,
setup, teardown, NULL }
/**
* Initialize a CMUnitTest structure with given initial state. It will be
* to test function as an argument later. It can be used when test state
 * not need special initialization or was initialized already.
 * @note If the group setup function initialized the state already, it
won't be
 * overridden by the initial state defined here.
 */
#define cmocka unit test prestate(f, state) { #f, f, NULL, NULL, state }
 * Initialize a CMUnitTest structure with given initial state, setup and
 * teardown function. Any of these values can be NULL. Initial state is
 * later to setup function, or directly to test if none was given.
 * @note If the group setup function initialized the state already, it
 * overridden by the initial state defined here.
 */
#define cmocka_unit_test_prestate_setup_teardown(f, setup, teardown,
state) { #f, f, setup, teardown, state }
#define run tests(tests) run tests(tests, sizeof(tests) /
sizeof(tests)[0])
#define run group tests(tests) run group tests(tests, sizeof(tests) /
sizeof(tests)[0])
#ifdef DOXYGEN
/**
 * @brief Run tests specified by an array of CMUnitTest structures.
 * @param[in] group tests[] The array of unit tests to execute.
 * @param[in] group setup The setup function which should be called
before
```

```
*
                              all unit tests are executed.
 * @param[in] group teardown The teardown function to be called after
all
                              tests have finished.
 * @return 0 on success, or the number of failed tests.
 * @code
 * static int setup(void **state) {
       int *answer = malloc(sizeof(int));
        if (*answer == NULL) {
            return -1;
       *answer = 42;
       *state = answer;
       return 0;
 * }
 * static int teardown(void **state) {
       free(*state);
       return 0;
 * }
 * static void null test success(void **state) {
       (void) state;
 * }
 * static void int test success(void **state) {
       int *answer = *state;
       assert int equal(*answer, 42);
 * }
 * int main(void) {
      const struct CMUnitTest tests[] = {
          cmocka_unit_test(null_test_success),
          cmocka unit test setup teardown(int test success, setup,
teardown),
      };
       return cmocka run group tests(tests, NULL, NULL);
 * }
 * @endcode
* @see cmocka unit_test
* @see cmocka unit test setup
* @see cmocka unit test teardown
 * @see cmocka unit test setup teardown
 */
int cmocka run group tests(const struct CMUnitTest group tests[],
                           CMFixtureFunction group_setup,
                           CMFixtureFunction group teardown);
#else
# define cmocka run group tests(group tests, group setup, group teardown)
```

```
_cmocka_run_group_tests(#group_tests, group_tests,
sizeof(group tests) / sizeof(group tests)[0], group setup,
group_teardown)
#endif
#ifdef DOXYGEN
* @brief Run tests specified by an array of CMUnitTest structures and
specify
          a name.
 * @param[in] group name
                              The name of the group test.
 * @param[in] group tests[] The array of unit tests to execute.
 * @param[in] group setup
                              The setup function which should be called
before
                              all unit tests are executed.
 * @param[in] group teardown The teardown function to be called after
all
                              tests have finished.
 * @return 0 on success, or the number of failed tests.
 * @code
 * static int setup(void **state) {
        int *answer = malloc(sizeof(int));
        if (*answer == NULL) {
            return -1;
        }
        *answer = 42;
        *state = answer;
        return 0;
  }
  static int teardown(void **state) {
       free(*state);
        return 0;
  }
  static void null_test success(void **state) {
       (void) state;
 * }
 * static void int test success(void **state) {
        int *answer = *state;
        assert int equal(*answer, 42);
  }
 * int main(void) {
       const struct CMUnitTest tests[] = {
           cmocka unit test(null test success),
           cmocka unit test setup teardown (int test success, setup,
teardown),
      } ;
```

```
return cmocka run group tests name ("success test", tests, NULL,
NULL);
* }
 * @endcode
 * @see cmocka unit test
 * @see cmocka unit test setup
 * @see cmocka unit test teardown
 * @see cmocka unit test setup teardown
 * /
int cmocka run group tests name (const char *group name,
                                const struct CMUnitTest group tests[],
                                CMFixtureFunction group setup,
                                CMFixtureFunction group teardown);
#else
# define cmocka run group tests name(group_name, group_tests,
group_setup, group_teardown) \
        cmocka run group tests (group name, group tests,
sizeof(group tests) / sizeof(group tests)[0], group setup,
group teardown)
#endif
/** @} */
 * @defgroup cmocka alloc Dynamic Memory Allocation
 * @ingroup cmocka
 * Memory leaks, buffer overflows and underflows can be checked using
cmocka.
 * To test for memory leaks, buffer overflows and underflows a module
 * tested by cmocka should replace calls to malloc(), calloc() and free()
to
* test malloc(), test calloc() and test free() respectively. Each time a
block
 * is deallocated using test free() it is checked for corruption, if a
corrupt
* block is found a test failure is signalled. All blocks allocated using
 * test *() allocation functions are tracked by the cmocka library. When
a test
* completes if any allocated blocks (memory leaks) remain they are
reported
 * and a test failure is signalled.
* For simplicity cmocka currently executes all tests in one process.
 * all test cases in a test application share a single address space
which
* means memory corruption from a single test case could potentially
cause the
 * test application to exit prematurely.
 * @ {
*/
#ifdef DOXYGEN
/**
```

```
* @brief Test function overriding malloc.
 * @param[in] size The bytes which should be allocated.
 * Greturn A pointer to the allocated memory or NULL on error.
* @code
 * #ifdef UNIT TESTING
 * extern void* _test_malloc(const size_t size, const char* file, const
int line);
 * #define malloc(size) _test_malloc(size, __FILE__, __LINE__)
 * #endif
 * void leak memory() {
       int * const temporary = (int*)malloc(sizeof(int));
       *temporary = 0;
 * }
 * @endcode
 * @see malloc(3)
*/
void *test malloc(size t size);
#define test_malloc(size) _test_malloc(size, __FILE__, __LINE__)
#endif
#ifdef DOXYGEN
/**
* @brief Test function overriding calloc.
* The memory is set to zero.
* @param[in] nmemb The number of elements for an array to be
allocated.
* @param[in] size
                      The size in bytes of each array element to
allocate.
\star @return A pointer to the allocated memory, NULL on error.
* @see calloc(3)
 * /
void *test calloc(size t nmemb, size t size);
#define test_calloc(num, size) _test_calloc(num, size, __FILE__,
 LINE )
#endif
#ifdef DOXYGEN
* @brief Test function overriding realloc which detects buffer overruns
          and memoery leaks.
* @param[in] ptr The memory block which should be changed.
 * @param[in] size The bytes which should be allocated.
 * @return
                    The newly allocated memory block, NULL on error.
 * /
```

```
void *test realloc(void *ptr, size t size);
#else
#define test_realloc(ptr, size) _test_realloc(ptr, size, __FILE__,
 LINE
#endif
#ifdef DOXYGEN
 * @brief Test function overriding free(3).
 * @param[in] ptr The pointer to the memory space to free.
 * @see free(3).
 */
void test free(void *ptr);
#define test_free(ptr) _test_free(ptr, __FILE__, __LINE__)
#endif
/* Redirect malloc, calloc and free to the unit test allocators. */
#ifdef UNIT TESTING
#define malloc test malloc
#define realloc test realloc
#define calloc test calloc
#define free test free
#endif /* UNIT TESTING */
/** @} */
/**
 * @defgroup cmocka mock assert Standard Assertions
 * @ingroup cmocka
 * How to handle assert(3) of the standard C library.
 * Runtime assert macros like the standard C library's assert() should be
 * redefined in modules being tested to use cmocka's mock_assert()
function.
 * Normally mock assert() signals a test failure. If a function is called
 * the expect assert failure() macro, any calls to mock assert() within
 * function will result in the execution of the test. If no calls to
 * mock assert() occur during the function called via
expect_assert_failure() a
 * test failure is signalled.
 * @ {
 */
/**
* @brief Function to replace assert(3) in tested code.
 * In conjuction with check assert() it's possible to determine whether
an
* assert condition has failed without stopping a test.
 * @param[in] result The expression to assert.
```

```
* @param[in] expression The expression as string.
 * @param[in]
              file The file mock assert() is called.
 * @param[in] line The line mock assert() is called.
* @code
 * #ifdef UNIT TESTING
 * extern void mock assert(const int result, const char* const
expression,
                           const char * const file, const int line);
 * #undef assert
 * #define assert(expression) \
      mock_assert((int)(expression), #expression, __FILE__, __LINE__);
 * #endif
 * void increment value(int * const value) {
      assert (value);
       (*value) ++;
 * }
 * @endcode
 * @see assert(3)
 * @see expect_assert_failure
void mock assert(const int result, const char* const expression,
                 const char * const file, const int line);
#ifdef DOXYGEN
/**
 * @brief Ensure that mock assert() is called.
 * If mock assert() is called the assert expression string is returned.
 * @param[in] fn call The function will will call mock assert().
 * @code
 * #define assert mock assert
 * void showmessage(const char *message) {
    assert (message);
 * }
 * int main(int argc, const char* argv[]) {
    expect_assert_failure(show_message(NULL));
    printf("succeeded\n");
    return 0;
 * }
 * @endcode
 */
void expect assert failure(function fn call);
#else
#define expect assert failure(function call) \
  { \
    const int result = setjmp(global expect assert env); \
    global expecting assert = 1; \
    if (result) { \
     print message("Expected assertion %s occurred\n", \
```

```
global last failed assert); \
      global expecting assert = 0; \
    } else { \
      function call ; \
      global expecting assert = 0; \
      print_error("Expected assert in %s\n", #function call); \
       _{
m fail}(\_{
m FILE}\_,\ \_{
m LINE}\_);\ ackslash
  }
#endif
/** @} */
/* Function prototype for setup, test and teardown functions. */
typedef void (*UnitTestFunction) (void **state);
/* Function that determines whether a function parameter value is
correct. */
typedef int (*CheckParameterValue)(const LargestIntegralType value,
                                    const LargestIntegralType
check value data);
/* Type of the unit test function. */
typedef enum UnitTestFunctionType {
    UNIT TEST FUNCTION TYPE TEST = 0,
    UNIT TEST FUNCTION TYPE SETUP,
    UNIT TEST FUNCTION TYPE TEARDOWN,
    UNIT TEST FUNCTION TYPE GROUP SETUP,
    UNIT TEST FUNCTION TYPE GROUP TEARDOWN,
} UnitTestFunctionType;
 * Stores a unit test function with its name and type.
 * NOTE: Every setup function must be paired with a teardown function.
It's
* possible to specify NULL function pointers.
typedef struct UnitTest {
    const char* name;
    UnitTestFunction function;
    UnitTestFunctionType function type;
} UnitTest;
typedef struct GroupTest {
    UnitTestFunction setup;
    UnitTestFunction teardown;
    const UnitTest *tests;
    const size t number of tests;
} GroupTest;
/* Function prototype for test functions. */
typedef void (*CMUnitTestFunction)(void **state);
/* Function prototype for setup and teardown functions. */
typedef int (*CMFixtureFunction)(void **state);
struct CMUnitTest {
    const char *name;
    CMUnitTestFunction test func;
    CMFixtureFunction setup func;
```

```
CMFixtureFunction teardown func;
    void *initial state;
};
/* Location within some source code. */
typedef struct SourceLocation {
    const char* file;
    int line;
} SourceLocation;
/* Event that's called to check a parameter value. */
typedef struct CheckParameterEvent {
    SourceLocation location;
    const char *parameter name;
    CheckParameterValue check value;
    LargestIntegralType check value data;
} CheckParameterEvent;
/* Used by expect assert failure() and mock assert(). */
extern int global expecting assert;
extern jmp buf global_expect_assert_env;
extern const char * global last failed assert;
/* Retrieves a value for the given function, as set by "will return". */
LargestIntegralType mock(const char * const function, const char* const
file,
                          const int line);
void expect function call(
    const char * const function name,
    const char * const file,
    const int line,
    const int count);
void function called (const char * const function, const char* const
file,
                          const int line);
void expect check(
    const char* const function, const char* const parameter,
    const char* const file, const int line,
    const CheckParameterValue check function,
    const LargestIntegralType check data, CheckParameterEvent * const
event,
    const int count);
void expect in set(
    const char* const function, const char* const parameter,
    const char* const file, const int line, const LargestIntegralType
    const size t number of values, const int count);
void expect not in set(
    const char* const function, const char* const parameter,
    const char* const file, const int line, const LargestIntegralType
values[],
    const size t number of values, const int count);
void expect in range(
    const char* const function, const char* const parameter,
    const char* const file, const int line,
```

```
const LargestIntegralType minimum,
    const LargestIntegralType maximum, const int count);
void expect not in range(
    const char* const function, const char* const parameter,
    const char* const file, const int line,
    const LargestIntegralType minimum,
    const LargestIntegralType maximum, const int count);
void expect value(
    const char* const function, const char* const parameter,
    const char* const file, const int line, const LargestIntegralType
value.
    const int count);
void expect not value(
    const char* const function, const char* const parameter,
    const char* const file, const int line, const LargestIntegralType
value.
    const int count);
void expect string(
    const char* const function, const char* const parameter,
    const char* const file, const int line, const char* string,
    const int count);
void expect not string(
    const char* const function, const char* const parameter,
    const char* const file, const int line, const char* string,
    const int count);
void expect memory(
    const char* const function, const char* const parameter,
    const char* const file, const int line, const void* const memory,
    const size t size, const int count);
void expect not memory(
    const char* const function, const char* const parameter,
    const char* const file, const int line, const void* const memory,
    const size t size, const int count);
void _expect_any(
    const char* const function, const char* const parameter,
    const char* const file, const int line, const int count);
void check expected(
    const char * const function name, const char * const parameter name,
    const char* file, const int line, const LargestIntegralType value);
void _will_return(const char * const function_name, const char * const
file,
                  const int line, const LargestIntegralType value,
                  const int count);
void assert true(const LargestIntegralType result,
                  const char* const expression,
                  const char * const file, const int line);
void _assert_return_code(const LargestIntegralType result,
                         size_t rlen,
                         const LargestIntegralType error,
                         const char * const expression,
                         const char * const file,
                         const int line);
void assert_int_equal(
    const LargestIntegralType a, const LargestIntegralType b,
```

```
const char * const file, const int line);
void assert int not equal(
    const LargestIntegralType a, const LargestIntegralType b,
    const char * const file, const int line);
void assert string equal(const char * const a, const char * const b,
                           const char * const file, const int line);
void assert string not equal(const char * const a, const char * const b,
                               const char *file, const int line);
void assert memory equal(const void * const a, const void * const b,
                           const size t size, const char* const file,
                           const int \overline{line});
void assert memory not equal(const void * const a, const void * const b,
                               const size t size, const char* const file,
                               const int line);
void assert in range(
    const LargestIntegralType value, const LargestIntegralType minimum,
    const LargestIntegralType maximum, const char* const file, const int
line);
void assert not in range(
    const LargestIntegralType value, const LargestIntegralType minimum,
    const LargestIntegralType maximum, const char* const file, const int
line);
void assert in set(
    const LargestIntegralType value, const LargestIntegralType values[],
    const size t number of values, const char* const file, const int
void assert not in set(
    const LargestIntegralType value, const LargestIntegralType values[],
    const size t number of values, const char* const file, const int
line);
void* _test_malloc(const size_t size, const char* file, const int line);
void* _test_realloc(void *ptr, const size_t size, const char* file, const
int line);
void* test calloc(const size t number of elements, const size t size,
                    const char* file, const int line);
void test free(void* const ptr, const char* file, const int line);
void _fail(const char * const file, const int line);
void skip(const char * const file, const int line);
int run_test(
    const char * const function name, const UnitTestFunction Function,
    void ** const volatile state, const UnitTestFunctionType
function_type,
    const void* const heap_check_point);
CMOCKA_DEPRECATED int _run_tests(const UnitTest * const tests,
                                  const size t number of tests);
CMOCKA_DEPRECATED int _run_group_tests(const UnitTest * const tests,
                                        const size t number of tests);
/* Test runner */
int _cmocka_run_group_tests(const char *group_name,
                             const struct CMUnitTest * const tests,
                             const size t num tests,
                             CMFixtureFunction group setup,
                             CMFixtureFunction group teardown);
/* Standard output and error print methods. */
```

```
void print message(const char* const format, ...)
CMOCKA PRINTF ATTRIBUTE(1, 2);
void print error(const char* const format, ...)
CMOCKA PRINTF ATTRIBUTE(1, 2);
void vprint message(const char* const format, va list args)
CMOCKA PRINTF ATTRIBUTE(1, 0);
void vprint error(const char* const format, va list args)
CMOCKA PRINTF ATTRIBUTE(1, 0);
enum cm message output {
    CM OUTPUT STDOUT,
    CM OUTPUT SUBUNIT,
    CM OUTPUT TAP,
    CM OUTPUT XML,
};
/**
* @brief Function to set the output format for a test.
 * The ouput format for the test can either be set globally using this
 * function or overriden with environment variable CMOCKA MESSAGE OUTPUT.
* The environment variable can be set to either STDOUT, SUBUNIT, TAP or
 * @param[in] output
                       The output format to use for the test.
void cmocka set message output(enum cm message output output);
/** @} */
#endif /* CMOCKA H */
#ifdef cplusplus
# error "A C++ compiler has been selected for C."
#endif
#if defined(__18CXX)
# define ID VOID MAIN
#endif
/* Version number components: V=Version, R=Revision, P=Patch
   Version date components: YYYY=Year, MM=Month, DD=Day */
#if defined(__INTEL_COMPILER) || defined( ICC)
# define COMPILER ID "Intel"
# if defined( MSC VER)
# define SIMULATE ID "MSVC"
# endif
 /* INTEL COMPILER = VRP */
# define COMPILER_VERSION_MAJOR DEC(__INTEL_COMPILER/100)
# define COMPILER_VERSION_MINOR DEC(__INTEL_COMPILER/10 % 10)
# if defined( INTEL COMPILER UPDATE)
# define COMPILER VERSION PATCH DEC( INTEL COMPILER UPDATE)
# else
# define COMPILER VERSION PATCH DEC( INTEL COMPILER % 10)
# endif
# if defined( INTEL COMPILER BUILD DATE)
  /* INTEL COMPILER BUILD DATE = YYYYMMDD */
```

```
# define COMPILER VERSION TWEAK DEC( INTEL COMPILER BUILD DATE)
# endif
# if defined( MSC VER)
  /* MSC VER = VVRR */
# define SIMULATE VERSION MAJOR DEC( MSC VER / 100)
# define SIMULATE VERSION MINOR DEC( MSC VER % 100)
# endif
#elif defined( PATHCC )
# define COMPILER ID "PathScale"
# define COMPILER_VERSION_MAJOR DEC(__PATHCC__)
# define COMPILER_VERSION_MINOR DEC(__PATHCC_MINOR__)
# if defined( PATHCC PATCHLEVEL )
# define COMPILER VERSION PATCH DEC( PATHCC PATCHLEVEL )
# endif
#elif defined( BORLANDC ) && defined( CODEGEARC VERSION )
# define COMPILER ID "Embarcadero"
# define COMPILER_VERSION_MAJOR HEX(__CODEGEARC_VERSION__>>24 & 0x00FF)
# define COMPILER_VERSION_MINOR HEX(__CODEGEARC_VERSION__>>16 & 0x00FF)
# define COMPILER VERSION PATCH DEC( CODEGEARC VERSION & 0xffff)
#elif defined( BORLANDC )
# define COMPILER ID "Borland"
 /* BORLANDC = 0xVRR */
# define COMPILER VERSION MAJOR HEX( BORLANDC >>8)
# define COMPILER VERSION MINOR HEX( BORLANDC & 0xFF)
#elif defined(__WATCOMC__) && __WATCOMC__ < 1200</pre>
# define COMPILER ID "Watcom"
   /* WATCOMC = VVRR */
# define COMPILER_VERSION_MAJOR DEC(__WATCOMC__ / 100)
# define COMPILER VERSION MINOR DEC(( WATCOMC
                                                  / 10) % 10)
# if ( WATCOMC % 10) > 0
# define COMPILER VERSION PATCH DEC( WATCOMC % 10)
# endif
#elif defined( WATCOMC )
# define COMPILER_ID "OpenWatcom"
   /* WATCOMC = VVRP + 1100 */
# define COMPILER VERSION MAJOR DEC(( WATCOMC - 1100) / 100)
# define COMPILER VERSION MINOR DEC(( WATCOMC / 10) % 10)
# if ( WATCOMC \frac{1}{8} 10) > 0
# define COMPILER VERSION PATCH DEC( WATCOMC % 10)
# endif
#elif defined( SUNPRO C)
# define COMPILER ID "SunPro"
\# if __SUNPRO_C >= 0x5100
  /* SUNPRO C = 0xVRRP */
# define COMPILER VERSION MAJOR HEX( SUNPRO C>>12)
# define COMPILER_VERSION_MINOR HEX(__SUNPRO_C>>4 & 0xff)
# define COMPILER_VERSION_PATCH HEX(__SUNPRO_C & 0xf)
# else
       SUNPRO CC = 0xVRP */
# define COMPILER VERSION MAJOR HEX( SUNPRO C>>8)
# define COMPILER VERSION MINOR HEX( SUNPRO C>>4 & 0xF)
# define COMPILER VERSION PATCH HEX( SUNPRO C & 0xf)
# endif
```

```
#elif defined( HP cc)
# define COMPILER ID "HP"
 /* HP cc = VVRRPP */
# define COMPILER_VERSION_MAJOR DEC(__HP_cc/10000)
# define COMPILER_VERSION_MINOR DEC(__HP_cc/100 % 100)
# define COMPILER VERSION PATCH DEC( HP cc % 100)
#elif defined( DECC)
# define COMPILER ID "Compaq"
 /* DECC VER = VVRRTPPPP */
# define COMPILER_VERSION_MAJOR DEC(__DECC_VER/10000000)
# define COMPILER_VERSION_MINOR DEC(__DECC_VER/100000 % 100)
# define COMPILER VERSION PATCH DEC( DECC VER
#elif defined( IBMC ) && defined( COMPILER VER )
# define COMPILER ID "zOS"
 /* IBMC = \overline{VRP} */
# define COMPILER VERSION MAJOR DEC( IBMC /100)
# define COMPILER_VERSION_MINOR DEC(__IBMC__/10 % 10)
# define COMPILER VERSION PATCH DEC( IBMC % 10)
#elif defined( IBMC ) && !defined( COMPILER VER ) && IBMC >= 800
# define COMPILER ID "XL"
 /* IBMC = VRP */
# define COMPILER VERSION MAJOR DEC( IBMC /100)
# define COMPILER VERSION MINOR DEC( IBMC /10 % 10)
# define COMPILER VERSION PATCH DEC( IBMC
#elif defined(__IBMC__) && !defined(__COMPILER VER ) && IBMC < 800</pre>
# define COMPILER ID "VisualAge"
 /* IBMC = VRP */
# define COMPILER VERSION MAJOR DEC( IBMC /100)
# define COMPILER_VERSION_MINOR DEC(__IBMC__/10 % 10)
# define COMPILER VERSION PATCH DEC( IBMC % 10)
#elif defined( PGI)
# define COMPILER ID "PGI"
# define COMPILER_VERSION_MAJOR DEC(__PGIC__
# define COMPILER VERSION MINOR DEC( PGIC MINOR )
# if defined( PGIC PATCHLEVEL )
# define COMPILER VERSION PATCH DEC( PGIC PATCHLEVEL )
# endif
#elif defined( CRAYC)
# define COMPILER_ID "Cray"
# define COMPILER_VERSION_MAJOR DEC(_RELEASE_MAJOR)
# define COMPILER VERSION MINOR DEC( RELEASE MINOR)
#elif defined( TI COMPILER VERSION )
# define COMPILER ID "TI"
 /* __TI_COMPILER_VERSION_ = VVVRRRPPP */
# define COMPILER_VERSION_MAJOR DEC( TI COMPILER VERSION /1000000)
# define COMPILER VERSION MINOR DEC( TI COMPILER VERSION /1000 %
# define COMPILER VERSION PATCH DEC( TI COMPILER VERSION
#elif defined( FUJITSU) || defined( FCC VERSION) ||
defined( fcc version)
# define COMPILER ID "Fujitsu"
```

```
#elif defined( TINYC )
# define COMPILER ID "TinyCC"
#elif defined( SCO VERSION )
# define COMPILER ID "SCO"
#elif defined( clang ) && defined( apple build version )
# define COMPILER ID "AppleClang"
# if defined ( MSC VER)
# define SIMULATE ID "MSVC"
# endif
# define COMPILER_VERSION_MAJOR DEC(__clang_major__)
# define COMPILER VERSION MINOR DEC( clang minor )
# define COMPILER VERSION PATCH DEC( clang patchlevel )
# if defined( MSC VER)
  /* MSC VER = VVRR */
 define SIMULATE VERSION MAJOR DEC (MSC VER / 100)
# define SIMULATE VERSION MINOR DEC ( MSC VER % 100)
# endif
# define COMPILER VERSION_TWEAK DEC(__apple_build_version__)
#elif defined( clang )
# define COMPILER ID "Clang"
# if defined( MSC VER)
# define SIMULATE ID "MSVC"
# endif
# define COMPILER_VERSION_MAJOR DEC(__clang_major__)
# define COMPILER_VERSION_MINOR DEC(__clang_minor__)
# define COMPILER VERSION PATCH DEC( clang patchlevel )
# if defined( MSC VER)
  /* MSC VER = VVRR */
  define SIMULATE VERSION MAJOR DEC ( MSC VER / 100)
# define SIMULATE VERSION MINOR DEC ( MSC VER % 100)
# endif
#elif defined( GNUC
# define COMPILER ID "GNU"
# define COMPILER VERSION MAJOR DEC( GNUC )
# if defined( GNUC MINOR )
# define COMPILER VERSION MINOR DEC( GNUC MINOR )
# endif
# if defined( GNUC PATCHLEVEL )
  define COMPILER VERSION PATCH DEC ( GNUC PATCHLEVEL )
# endif
#elif defined( MSC VER)
# define COMPILER ID "MSVC"
 /* MSC VER = VVRR */
# define COMPILER VERSION MAJOR DEC ( MSC VER / 100)
\# define COMPILER VERSION MINOR DEC( MSC VER \% 100)
# if defined( MSC FULL VER)
  if MSC_VER >= 1400
   /* MSC FULL VER = VVRRPPPPP */
   define COMPILER VERSION PATCH DEC ( MSC FULL VER % 100000)
   /* MSC FULL VER = VVRRPPPP */
   define COMPILER VERSION PATCH DEC (MSC FULL VER % 10000)
# endif
# endif
```

```
# if defined( MSC BUILD)
# define COMPILER VERSION TWEAK DEC( MSC BUILD)
# endif
#elif defined( VISUALDSPVERSION ) || defined( ADSPBLACKFIN ) ||
defined( ADSPTS ) || defined( ADSP21000 )
# define COMPILER ID "ADSP"
#if defined( VISUALDSPVERSION )
  /* VISUALDSPVERSION = 0 \times \overline{VVRRPP00} */
# define COMPILER_VERSION_MAJOR HEX(__VISUALDSPVERSION__>>24)
# define COMPILER_VERSION_MINOR HEX(__VISUALDSPVERSION__>>16 & 0xff)
# define COMPILER_VERSION_PATCH HEX(__VISUALDSPVERSION__>>8 & 0xff)
#endif
#elif defined( IAR SYSTEMS_ICC__ ) || defined(__IAR_SYSTEMS_ICC)
# define COMPILER ID "IAR"
#elif defined( ARMCC VERSION)
# define COMPILER ID "ARMCC"
#if __ARMCC_VERSION >= 1000000
      ARMCC VERSION = VRRPPPP */
  # define COMPILER VERSION MAJOR DEC( ARMCC VERSION/1000000)
  # define COMPILER_VERSION_MINOR DEC(__ARMCC_VERSION/10000 % 100)
  # define COMPILER VERSION PATCH DEC( ARMCC VERSION % 10000)
#else
  /* ARMCC VERSION = VRPPPP */
  # define COMPILER_VERSION_MAJOR DEC(__ARMCC_VERSION/100000)
# define COMPILER_VERSION_MINOR DEC(__ARMCC_VERSION/10000 % 10)
  # define COMPILER VERSION PATCH DEC( ARMCC VERSION % 10000)
#endif
#elif defined(SDCC)
# define COMPILER ID "SDCC"
 /* SDCC = VRP */
# define COMPILER VERSION MAJOR DEC(SDCC/100)
  define COMPILER_VERSION_MINOR DEC(SDCC/10 % 10)
# define COMPILER VERSION PATCH DEC(SDCC % 10)
#elif defined( SGI COMPILER VERSION) || defined( COMPILER VERSION)
# define COMPILER ID "MIPSpro"
# if defined( SGI COMPILER VERSION)
  /* SGI COMPILER VERSION = VRP */
# define COMPILER_VERSION_MAJOR DEC(_SGI_COMPILER_VERSION/100)
# define COMPILER_VERSION_MINOR DEC(_SGI_COMPILER_VERSION/10 % 10)
# define COMPILER VERSION PATCH DEC( SGI COMPILER VERSION % 10)
# else
 /* COMPILER VERSION = VRP */
# define COMPILER VERSION MAJOR DEC( COMPILER VERSION/100)
# define COMPILER VERSION MINOR DEC( COMPILER VERSION/10 % 10)
# define COMPILER VERSION PATCH DEC ( COMPILER VERSION % 10)
# endif
/* These compilers are either not known or too old to define an
  identification macro. Try to identify the platform and guess that
  it is the native compiler. */
#elif defined( sqi)
# define COMPILER ID "MIPSpro"
```

```
#elif defined( hpux) || defined( hpua)
# define COMPILER ID "HP"
#else /* unknown compiler */
# define COMPILER ID ""
#endif
/* Construct the string literal in pieces to prevent the source from
  getting matched. Store it in a pointer rather than an array
  because some compilers will just produce instructions to fill the
  array rather than assigning a pointer to a static array. */
char const* info compiler = "INFO" ":" "compiler[" COMPILER ID "]";
#ifdef SIMULATE ID
char const* info simulate = "INFO" ":" "simulate[" SIMULATE ID "]";
#endif
#ifdef QNXNTO
char const* qnxnto = "INFO" ":" "qnxnto[]";
#endif
#if defined( CRAYXE) || defined( CRAYXC)
char const *info cray = "INFO" ":" "compiler wrapper[CrayPrgEnv]";
#endif
#define STRINGIFY HELPER(X) #X
#define STRINGIFY(X) STRINGIFY HELPER(X)
/* Identify known platforms by name. */
#if defined( linux) || defined( linux ) || defined(linux)
# define PLATFORM ID "Linux"
#elif defined( CYGWIN )
# define PLATFORM ID "Cygwin"
#elif defined( MINGW32 )
# define PLATFORM ID "MinGW"
#elif defined(__APPLE_
# define PLATFORM ID "Darwin"
#elif defined(WIN32) || defined(WIN32) || defined(WIN32)
# define PLATFORM ID "Windows"
#elif defined( FreeBSD ) || defined( FreeBSD)
# define PLATFORM ID "FreeBSD"
#elif defined( NetBSD ) || defined( NetBSD)
# define PLATFORM ID "NetBSD"
#elif defined( OpenBSD ) || defined( OPENBSD)
# define PLATFORM ID "OpenBSD"
#elif defined( sun) || defined(sun)
# define PLATFORM ID "SunOS"
#elif defined( AIX) || defined( AIX) || defined( AIX ) ||
defined( aix) || defined( aix )
# define PLATFORM ID "AIX"
#elif defined( sgi) || defined( sgi ) || defined( SGI)
```

```
# define PLATFORM ID "IRIX"
#elif defined( hpux) || defined( hpux )
# define PLATFORM ID "HP-UX"
#elif defined( HAIKU )
# define PLATFORM ID "Haiku"
#elif defined( BeOS) || defined( BEOS ) || defined( BEOS)
# define PLATFORM ID "BeOS"
#elif defined(__QNX__) || defined(__QNXNTO__)
# define PLATFORM ID "QNX"
#elif defined( tru64) || defined( tru64) || defined( TRU64 )
# define PLATFORM ID "Tru64"
#elif defined( riscos) || defined( riscos )
# define PLATFORM ID "RISCos"
#elif defined( sinix) || defined( sinix ) || defined( SINIX )
# define PLATFORM ID "SINIX"
#elif defined( UNIX SV )
# define PLATFORM ID "UNIX SV"
#elif defined(_ bsdos )
# define PLATFORM ID \overline{\ \ }BSDOS"
#elif defined( MPRAS) || defined(MPRAS)
# define PLATFORM ID "MP-RAS"
#elif defined( osf) || defined(__osf__)
# define PLATFORM ID "OSF1"
#elif defined( SCO SV) || defined(SCO SV) || defined(sco sv)
# define PLATFORM ID "SCO SV"
#elif defined(__ultrix) || defined(__ultrix__) || defined(_ULTRIX)
# define PLATFORM ID "ULTRIX"
#elif defined( XENIX ) || defined(XENIX) || defined(XENIX)
# define PLATFORM_ID "Xenix"
#elif defined(__WATCOMC__)
# if defined(__LINUX___)
# define PLATFORM ID "Linux"
# elif defined( DOS )
# define PLATFORM ID "DOS"
# elif defined( OS2
# define PLATFORM ID "OS2"
# elif defined( WINDOWS )
# define PLATFORM ID "Windows3x"
# else /* unknown platform */
# define PLATFORM ID ""
# endif
```

```
#else /* unknown platform */
# define PLATFORM ID ""
#endif
/* For windows compilers MSVC and Intel we can determine
   the architecture of the compiler being used. This is because
   the compilers do not have flags that can change the architecture,
  but rather depend on which compiler is being used
#if defined( WIN32) && defined( MSC VER)
# if defined( M IA64)
# define ARCHITECTURE ID "IA64"
# elif defined( M X64) || defined( M AMD64)
# define ARCHITECTURE_ID "x64"
# elif defined( M IX86)
# define ARCHITECTURE ID "X86"
# elif defined( M ARM)
 if M ARM == 4
  define ARCHITECTURE ID "ARMV4I"
  elif M ARM == 5
  define ARCHITECTURE ID "ARMV5I"
  else
  define ARCHITECTURE ID "ARMV" STRINGIFY( M ARM)
  endif
# elif defined( M MIPS)
# define ARCHITECTURE ID "MIPS"
# elif defined( M SH)
# define ARCHITECTURE ID "SHx"
# else /* unknown architecture */
# define ARCHITECTURE ID ""
# endif
#elif defined( WATCOMC )
# if defined( M I86)
# define ARCHITECTURE ID "I86"
# elif defined( M IX86)
# define ARCHITECTURE ID "X86"
# else /* unknown architecture */
# define ARCHITECTURE ID ""
# endif
#else
# define ARCHITECTURE ID ""
/* Convert integer to decimal digit literals. */
#define DEC(n)
  ('0' + (((n) / 10000000) %10)), \
  ('0' + (((n) / 1000000)%10)), \
  ('0' + (((n) / 100000)\%10)),
```

```
('0' + (((n) / 10000)\%10)),
  ('0' + (((n) / 1000)\%10)),
  ('0' + (((n) / 100)\%10)),
  ('0' + (((n) / 10)\%10)),
  ('0' + ((n) \% 10))
/* Convert integer to hex digit literals. */
#define HEX(n)
  ('0' + ((n) >> 28 \& 0xF)), \
  ('0' + ((n) >> 24 \& 0xF)),
  ('0' + ((n) >> 20 \& 0xF)),
  ('0' + ((n) >> 16 \& 0xF)),
  ('0' + ((n) >> 12 \& 0xF)),
  ('0' + ((n) >> 8 & 0xF)), \
  ('0' + ((n))
                & 0xF))
/* Construct a string literal encoding the version number components. */
#ifdef COMPILER VERSION MAJOR
char const info version[] = {
  'I', 'N', 'F', 'O', ':',
  'c','o','m','p','i','l','e','r',' ','v','e','r','s','i','o','n','[',
 COMPILER VERSION MAJOR,
# ifdef COMPILER VERSION MINOR
  '.', COMPILER VERSION MINOR,
 ifdef COMPILER VERSION PATCH
  '.', COMPILER VERSION PATCH,
   ifdef COMPILER VERSION TWEAK
   '.', COMPILER VERSION TWEAK,
   endif
 endif
# endif
 ']','\0'};
#endif
/* Construct a string literal encoding the version number components. */
#ifdef SIMULATE VERSION MAJOR
char const info_simulate_version[] = {
  'I', 'N', 'F', 'O', ':',
  's','i','m','u','l','a','t','e',' ','v','e','r','s','i','o','n','[',
 SIMULATE VERSION MAJOR,
# ifdef SIMULATE VERSION MINOR
  '.', SIMULATE VERSION MINOR,
 ifdef SIMULATE VERSION PATCH
  '.', SIMULATE VERSION PATCH,
   ifdef SIMULATE VERSION TWEAK
   '.', SIMULATE VERSION TWEAK,
  endif
# endif
# endif
 ']','\0'};
#endif
/* Construct the string literal in pieces to prevent the source from
   getting matched. Store it in a pointer rather than an array
  because some compilers will just produce instructions to fill the
   array rather than assigning a pointer to a static array. */
char const* info platform = "INFO" ":" "platform[" PLATFORM ID "]";
char const* info arch = "INFO" ":" "arch[" ARCHITECTURE ID "]";
```

```
const char* info language dialect default = "INFO" ":" "dialect default["
#if !defined( STDC VERSION )
  "90"
#elif __STDC_VERSION__ >= 201000L
  "11"
#elif STDC VERSION >= 199901L
  "99"
#else
#endif
"]";
/*-----
---*/
#ifdef ID VOID MAIN
void main() {}
#else
int main(int argc, char* argv[])
  int require = 0;
  require += info compiler[argc];
  require += info platform[argc];
  require += info arch[argc];
#ifdef COMPILER_VERSION MAJOR
  require += info version[argc];
#endif
#ifdef SIMULATE ID
  require += info simulate[argc];
#ifdef SIMULATE VERSION MAJOR
  require += info simulate version[argc];
#endif
#if defined(__CRAYXE) || defined(__CRAYXC)
  require += info cray[argc];
#endif
  require += info_language_dialect_default[argc];
  (void) argv;
  return require;
}
#endif
#include <sys/types.h>
#include <stdint.h>
#include <stddef.h>
#undef KEY
#if defined(__i386)
# define KEY ' ',' ','i','3','8','6'
# define KEY '_','_','1','3','8','6'
#elif defined(__x86_64)
# define KEY '_','_','x','8','6','_','6','4'
#elif defined(__ppc__)
# define KEY '_','_','p','p','c','_','_'
#elif defined(__ppc64__)
# define KEY '_','_','p','p','c','6','4','_',
#define SIZE (sizeof(unsigned short))
```

```
char info size[] = {'I', 'N', 'F', 'O', ':', 's', 'i', 'z', 'e', '[',
  ('0' + \overline{((SIZE / 10000) %10))},
  ('0' + ((SIZE / 1000)%10)),
('0' + ((SIZE / 100)%10)),
  ('0' + ((SIZE / 10)%10)),
  ('0' + (SIZE % 10)),
  ']',
#ifdef KEY
 ' ','k','e','y','[', KEY, ']',
#endif
  '\0'};
#ifdef CLASSIC C
int main(argc, argv) int argc; char *argv[];
int main(int argc, char *argv[])
#endif
 int require = 0;
 require += info size[argc];
 (void) argv;
 return require;
}
 const char features[] = {"\n"
"C FEATURE:"
\#if ( GNUC * 100 + GNUC MINOR ) >= 404
"1"
#else
"0"
#endif
"c function_prototypes\n"
"C FEATURE:"
\#if ( GNUC * 100 + GNUC MINOR ) >= 404 && defined( STDC VERSION )
&& __STDC_VERSION__ >= 199901L
"1"
#else
"0"
#endif
"c restrict\n"
"C FEATURE:"
\#if ( GNUC * 100 + GNUC MINOR ) >= 406 && defined( STDC VERSION )
&& __STDC_VERSION_ >= 201000L
"1"
#else
"0"
#endif
"c static_assert\n"
"C FEATURE:"
#if ( GNUC * 100 + GNUC_MINOR__) >= 404 && defined(__STDC_VERSION__)
   \_STDC_VERSION\_ >= \overline{1}9990\overline{1}L
"1"
#else
"O"
#endif
"c_variadic_macros\n"
};
int main(int argc, char** argv) { (void)argv; return features[argc]; }
```

```
/* Name of package */
#define PACKAGE "cmocka"
/* Version number of package */
#define VERSION "1.1.0"
/* #undef LOCALEDIR */
#define DATADIR "/home/sowmya/ECEN5813/Project-2/3rd-party/build-
Debug/share/cmocka"
#define LIBDIR "/home/sowmya/ECEN5813/Project-2/3rd-party/build-
Debug/lib"
#define PLUGINDIR "/home/sowmya/ECEN5813/Project-2/3rd-party/build-
Debug/lib/cmocka-0"
#define SYSCONFDIR "/home/sowmya/ECEN5813/Project-2/3rd-party/build-
Debug/etc"
#define BINARYDIR "/home/sowmya/ECEN5813/Project-2/3rd-party/build-
Debug/cmocka"
#define SOURCEDIR "/home/sowmya/ECEN5813/Project-2/3rd-party/cmocka"
/*******************************/
/* Define to 1 if you have the <assert.h> header file. */
#define HAVE ASSERT H 1
/* Define to 1 if you have the <dlfcn.h> header file. */
/* #undef HAVE DLFCN H */
/* Define to 1 if you have the <inttypes.h> header file. */
#define HAVE INTTYPES H 1
/* Define to 1 if you have the <io.h> header file. */
/* #undef HAVE IO H */
/* Define to 1 if you have the <malloc.h> header file. */
#define HAVE MALLOC H 1
/* Define to 1 if you have the <memory.h> header file. */
#define HAVE MEMORY H 1
/* Define to 1 if you have the <setjmp.h> header file. */
#define HAVE SETJMP H 1
/* Define to 1 if you have the <signal.h> header file. */
#define HAVE SIGNAL H 1
/* Define to 1 if you have the <stdarg.h> header file. */
#define HAVE STDARG H 1
/* Define to 1 if you have the <stddef.h> header file. */
#define HAVE STDDEF H 1
/* Define to 1 if you have the <stdint.h> header file. */
#define HAVE STDINT H 1
/* Define to 1 if you have the <stdio.h> header file. */
#define HAVE STDIO H 1
/* Define to 1 if you have the <stdlib.h> header file. */
#define HAVE STDLIB H 1
```

```
/* Define to 1 if you have the <strings.h> header file. */
#define HAVE STRINGS H 1
/* Define to 1 if you have the <string.h> header file. */
#define HAVE STRING H 1
/* Define to 1 if you have the <sys/stat.h> header file. */
#define HAVE SYS STAT H 1
/* Define to 1 if you have the <sys/types.h> header file. */
#define HAVE SYS TYPES H 1
/* Define to 1 if you have the <time.h> header file. */
#define HAVE TIME H 1
/* Define to 1 if you have the <unistd.h> header file. */
#define HAVE_UNISTD_H 1
#define HAVE STRUCT TIMESPEC 1
/* Define to 1 if you have the `calloc' function. */
#define HAVE CALLOC 1
/* Define to 1 if you have the `exit' function. */
#define HAVE EXIT 1
/* Define to 1 if you have the `fprintf' function. */
#define HAVE FPRINTF 1
/* Define to 1 if you have the `snprintf' function. */
#define HAVE SNPRINTF 1
/* Define to 1 if you have the `snprintf_s' function. */
/* #undef HAVE SNPRINTF S */
/* Define to 1 if you have the `vsnprintf' function. */
#define HAVE VSNPRINTF 1
/* Define to 1 if you have the `_vsnprintf' function. */
/* #undef HAVE VSNPRINTF */
/* Define to 1 if you have the `_vsnprintf_s' function. */
/* #undef HAVE VSNPRINTF S */
/* Define to 1 if you have the `free' function. */
#define HAVE FREE 1
/* Define to 1 if you have the `longjmp' function. */
#define HAVE LONGJMP 1
/* Define to 1 if you have the `siglongjmp' function. */
#define HAVE SIGLONGJMP 1
```

```
/* Define to 1 if you have the `malloc' function. */
#define HAVE MALLOC 1
/* Define to 1 if you have the `memcpy' function. */
#define HAVE MEMCPY 1
/* Define to 1 if you have the `memset' function. */
#define HAVE MEMSET 1
/* Define to 1 if you have the `printf' function. */
#define HAVE PRINTF 1
/* Define to 1 if you have the `setjmp' function. */
#define HAVE SETJMP 1
/* Define to 1 if you have the `signal' function. */
#define HAVE SIGNAL 1
/* Define to 1 if you have the `snprintf' function. */
#define HAVE SNPRINTF 1
/* Define to 1 if you have the `strcmp' function. */
#define HAVE STRCMP 1
/* Define to 1 if you have the `strcpy' function. */
/* #undef HAVE STRCPY */
/* Define to 1 if you have the `vsnprintf' function. */
#define HAVE VSNPRINTF 1
/* Define to 1 if you have the `strsignal' function. */
#define HAVE STRSIGNAL 1
/* Define to 1 if you have the `clock gettime' function. */
#define HAVE CLOCK GETTIME 1
/************************* OPTIONS ********************/
/* Check if we have TLS support with GCC */
#define HAVE GCC THREAD LOCAL STORAGE 1
/* Check if we have TLS support with MSVC */
/* #undef HAVE MSVC THREAD LOCAL STORAGE */
/* Check if we have CLOCK REALTIME for clock gettime() */
#define HAVE CLOCK GETTIME REALTIME 1
#define WORDS SIZEOF VOID P 8
/* Define WORDS BIGENDIAN to 1 if your processor stores words with the
  significant byte first (like Motorola and SPARC, unlike Intel). */
/* #undef WORDS_BIGENDIAN */
* @file unit_test.c
* @brief This file contains unit tests for teting circular buffer
 * @author Sowmya Akella
 * @date July 16, 2017
```

```
*
 */
#include <math.h>
#include <stdlib.h>
#include <stdio.h>
#include <stdint.h>
#include <stdarg.h>
#include <stddef.h>
#include <setjmp.h>
#include <cmocka.h>
#include "circbuf.h"
 * @brief - Checks that data buffer inside circular buffer is initialized
and freed correctly
 * @param - arguments - cmocka state double pointer
 * @return - none
 */
void AllocateFree(void **state)
 CB t *circbuf;
  circbuf = (CB t*)malloc(sizeof(CB t));
  if(circbuf == NULL)
    status = null error circbuff;
  assert int not equal(status, null error circbuff);
  status = CB init(circbuf,BUF TEST SIZE);
  assert int equal(status, success);
 status = CB destroy(circbuf);
 assert_int_equal(status, free success);
}
* @brief - Checking that all functions where Circular buffer is passed,
the pointer is valid
 ^{\star} @param - arguments - cmocka state double pointer
 * @return - none
 */
void InvalidPointer(void **state)
  CB t *circbuf;
  circbuf = (CB t*)malloc(sizeof(CB t));
  if(circbuf == NULL)
    status = null error circbuff;
  assert int not equal(status, null error circbuff);
  uint8 t item, item removed, peek position, peek item;
  item = 4;
  peek position = 2;
  /* Testing for null error in functions */
  status = CB init(circbuf,BUF TEST SIZE);
  assert int not equal(status, null error circbuff);
  assert int equal(status, success);
  status = CB buffer add item(circbuf,item);
  assert int not equal(status, null error circbuff);
```

```
/*3*/
  status = CB buffer remove item(circbuf,&item removed);
  assert int not equal(status, null error circbuff);
  status = CB peek(circbuf, peek position, &peek item);
  assert int not equal(status, null error circbuff);
  status = CB destroy(circbuf);
  assert int not equal(status, null error circbuff);
  assert int equal(status, free success);
}
/*
 * @brief - Checking if non initialized pointers are detected
 * @param - arguments - cmocka state double pointer
 * @return - none
 */
void NonInitializedPointer(void **state)
 CB t *circbuf;
  circbuf = (CB t*)malloc(sizeof(CB t));
  if(circbuf == NULL)
    status = null error circbuff;
  assert int not equal(status, null error circbuff);
  status = CB init(circbuf, BUF TEST SIZE);
  assert int equal(status, success);
                                            /* checking if data buffer has
been allocated memory*/
  assert int equal(circbuf->length, BUF TEST SIZE); /*Checking if length
is assigned correctly) */
  assert int equal(circbuf->head,0);
                                            /*Checking if 0 is
initialized to indexes*/
  assert int equal(circbuf->tail,0);
  assert int equal(circbuf->count,0);
 status = CB destroy(circbuf);
 assert int equal(status, free success);
}
 * @brief - Checking 3 cases for addition and deletion - add 1 del 1, add
2 del 1, add 3 del 3
 * @param - arguments - cmocka state double pointer
 * @return - none
 */
void AddRemove(void **state)
  CB t *circbuf;
  circbuf = (CB t*)malloc(sizeof(CB t));
  if(circbuf == NULL)
    status = null error circbuff;
  assert int not equal(status, null error circbuff);
  uint8 t item removed;
  uint8 t test items[BUF TEST SIZE] = {4,6,7};
  status = CB init(circbuf, BUF TEST SIZE);
  assert int equal(status, success);
```

```
/* 1st test - Testing for Adding 1 item and removing 1 item */
  status = CB buffer add item(circbuf, test items[0]);
  assert_int_equal(status, success);
  status = CB_buffer_remove_item(circbuf,&item_removed);
 assert int equal(status, success);
  assert int equal(item removed, test items[0]); /*Checking items*/
/* 2nd test - Testing for Adding 2 items and removing 1 item */
  status = CB buffer add item(circbuf, test items[0]);
  assert int equal(status, success);
  status = CB buffer add item(circbuf, test items[1]);
  assert int equal(status, success);
 status = CB buffer remove item(circbuf,&item removed);
  assert int equal(status, success);
  assert int equal(item removed, test items[0]); /*Checking removed
items*/
  /*Removing item to do next test*/
  status = CB buffer remove item(circbuf,&item removed);
  assert int equal(status, success);
/* 3rd test - Testing for Adding 2 more items(one from previous test)
removing 1 item */
  status = CB buffer add item(circbuf, test items[0]);
  assert int equal(status, success);
 status = CB buffer add item(circbuf, test items[1]);
 assert int equal(status, success);
 status = CB buffer add item(circbuf, test items[2]);
  assert_int_equal(status, success);
 status = CB buffer remove item(circbuf,&item removed);
 assert int equal(status, success);
 assert int equal(item removed, test items[0]); /*Checking items*/
/*Destroying the buffer*/
 status = CB destroy(circbuf);
 assert int not equal(status, null error circbuff);
 assert int equal(status, free success);
}
* @brief - Checking if buffer full returns true - positive testing
 * @param - arguments - cmocka state double pointer
 * @return - none
void BufferFull(void **state)
 CB t *circbuf;
  circbuf = (CB t*)malloc(sizeof(CB t));
  if(circbuf == NULL)
    status = null error circbuff;
  assert int not equal(status, null error circbuff);
 uint8 t test items[BUF TEST SIZE] = {4,6,7};
  status = CB init(circbuf,BUF TEST SIZE);
 assert int equal(status, success);
/*Adding 4 items and checking buffer full for last item*/
  status = CB buffer add item(circbuf, test items[0]);
  assert int equal(status, success);
  status = CB buffer add item(circbuf, test items[1]);
```

```
assert int equal(status, success);
  status = CB buffer add item(circbuf, test items[2]);
  assert int equal(status, success);
  status = CB buffer add item(circbuf,test items[2]); /*Adding item after
buffer is full*/
  assert int equal(status, buf full);
  /*Destroying the buffer*/
  status = CB destroy(circbuf);
  assert int not equal(status, null error circbuff);
  assert int equal(status, free success);
/*
 * @brief - Checking if buffer empty returns true - positive testing
 * @param - arguments - cmocka state double pointer
 * @return - none
 */
void BufferEmpty(void **state)
  CB t *circbuf;
  uint8 t item removed;
  circbuf = (CB t*)malloc(sizeof(CB t));
  if(circbuf == NULL)
    status = null error circbuff;
  assert int not equal(status, null error circbuff);
  status = CB init(circbuf, BUF TEST SIZE);
  assert int equal(status, success);
/* Removing item from an empty initialized buffer and checking for
success of buf empty test*/
  status = CB buffer remove item(circbuf,&item removed);
  assert int equal(status, buf empty);
  /*Destroying the buffer*/
  status = CB destroy(circbuf);
  assert_int_not_equal(status,null_error_circbuff);
  assert int equal(status, free success);
}
 * @brief - Checking wrapping around circular buffer and adding is
successfull
 * @param - arguments - cmocka state double pointer
 * @return - none
void WrapAdd(void **state)
 CB t *circbuf;
  circbuf = (CB t*)malloc(sizeof(CB t));
  if(circbuf == NULL)
    status = null error circbuff;
  assert int not equal(status, null error circbuff);
  uint8 t peek position=0, peek item, item removed;
  uint8 t test items[BUF TEST SIZE] = {4,6,7};
  status = CB init(circbuf, BUF TEST SIZE);
```

```
assert int equal(status, success);
/* Testing for 3 items added, 1 removed and adding again so that wrap add
succeeds */
 status = CB buffer add item(circbuf, test items[0]);
  assert int equal(status, success);
 status = CB buffer add item(circbuf, test items[1]);
 assert int equal(status, success);
 status = CB buffer add item(circbuf, test items[2]);
  assert_int_equal(status, success);
  status = CB buffer remove item(circbuf, &item removed);
  assert int equal(status, success);
  /*Adding item again to check success of Wrap Add*/
  status = CB buffer add item(circbuf, test items[0]);
  assert int equal(status, success);
  /*Asserting that peeked value is value added*/
  status = CB_peek(circbuf,peek_position,&peek_item);
  assert int equal(status, success);
  assert int equal(peek item, test items[0]);
/*Destroying the buffer*/
  status = CB destroy(circbuf);
  assert int not equal(status, null error circbuff);
 assert int equal(status, free success);
}
* @brief - Checking wrapping around circular buffer and removing is
successfull
 * @param - arguments - cmocka state double pointer
 * @return - none
void WrapRemove(void **state)
 CB t *circbuf;
  circbuf = (CB t*)malloc(sizeof(CB t));
  if(circbuf == NULL)
    status = null_error_circbuff;
  assert int not equal(status, null error circbuff);
 uint8 t peek position=0, peek item, item removed;
 uint8 t test items[BUF TEST \overline{SIZE}] = {4,6,7};
  status = CB init(circbuf, BUF TEST SIZE);
  assert int equal(status, success);
/* Testing for 3 items added, 1 removed and adding again so that wrap add
succeeds */
  status = CB buffer add item(circbuf, test items[0]);
  assert int equal(status, success);
 status = CB buffer add item(circbuf, test items[1]);
  assert int equal(status, success);
  status = CB buffer add item(circbuf, test items[2]);
  assert int equal(status, success);
  status = CB buffer remove item(circbuf,&item removed);
  assert int equal(status, success);
  /*Adding item again to check success of Wrap Add*/
  status = CB buffer add item(circbuf, test items[0]);
  assert int equal(status, success);
```

```
status = CB buffer remove item(circbuf,&item removed);
  assert int equal(status, success);
  status = CB buffer remove item(circbuf,&item removed);
  assert int equal(status, success);
  /*Peeking into first position before removing items after tail wrap
  status = CB peek(circbuf, peek position, &peek item);
  assert int equal(status, success);
  status = CB buffer remove item(circbuf,&item removed);
  assert int equal(status, success);
  /*Asserting that peeked value is value removed*/
  assert int equal(item_removed,peek_item);
/*Destroying the buffer*/
  status = CB destroy(circbuf);
  assert int not equal(status, null error circbuff);
  assert int equal(status, free success);
 * @brief - Checking of overfil addition of circular buffer returns
failure - negative testing
 * @param - arguments - cmocka state double pointer
 * @return - none
 */
void OverFill(void **state)
  CB t *circbuf;
  circbuf = (CB t*)malloc(sizeof(CB t));
  if(circbuf == NULL)
    status = null error circbuff;
  assert int not equal(status, null error circbuff);
  uint8 t test items[BUF TEST SIZE] = {4,6,7};
  status = CB init(circbuf, BUF TEST SIZE);
  assert int equal(status, success);
/*Adding 4 items and checking buffer full for last item*/
  status = CB buffer add item(circbuf, test items[0]);
  assert int equal(status, success);
  status = CB buffer add item(circbuf, test items[1]);
  assert int equal(status, success);
  status = CB buffer add item(circbuf, test items[2]);
  assert_int_equal(status, success);
  status = CB buffer add item(circbuf,test items[2]); /*Adding item after
buffer is full*/
  assert int equal(status, success); /*Buffer should fail if too many
items added*/
  /*Destroying the buffer*/
  status = CB destroy(circbuf);
  assert_int_not_equal(status,null_error circbuff);
  assert int equal(status, free success);
}
 * @brief - Checking of overempty deletion of circular buffer returns
failure - negative testing
```

```
* @param - arguments - cmocka state double pointer
 * @return - none
 */
void OverEmpty(void **state)
  CB t *circbuf;
  uint8 t item removed;
  circbuf = (CB t*)malloc(sizeof(CB t));
  if(circbuf == NULL)
    status = null error circbuff;
  assert int not equal(status, null error circbuff);
  status = CB init(circbuf,BUF TEST SIZE);
  assert int equal(status, success);
/* Removing item from an empty initialized buffer and checking for
success of buf empty test*/
  status = CB buffer remove item(circbuf,&item removed);
  assert int equal(status, success); /*Buffer should fail to remove items
if empty*/
  /*Destroying the buffer*/
  status = CB destroy(circbuf);
  assert int not equal(status, null error circbuff);
  assert int equal(status, free success);
}
/*
 * @brief - Main with list of function pointers
 * @param - arguments argc and argv
 * @return - Test results
 */
int main(int argc, char **argv)
  const struct CMUnitTest tests[] = {
    cmocka unit test(AllocateFree),
    cmocka_unit_test(InvalidPointer),
    cmocka_unit_test(NonInitializedPointer),
    cmocka_unit_test(AddRemove),
    cmocka unit test (BufferFull),
    cmocka unit test(BufferEmpty),
    cmocka unit test (WrapAdd),
    cmocka unit test(WrapRemove),
    cmocka unit test(OverFill),
    cmocka unit test(OverEmpty),
  };
  return cmocka run group tests(tests, NULL, NULL);
}/**
 * @file unit test.c
 * @brief This file contains unit tests for testing memory
 * @author Sowmya Akella
 * @date July 16, 2017
 */
#include <math.h>
#include <stdlib.h>
#include <stdio.h>
#include <stdint.h>
#include <stdarq.h>
#include <stddef.h>
```

```
#include <setjmp.h>
#include <cmocka.h>
#include "memory.h"
* @brief - Checking that moving memory is successfull with no overlap and
different overlap types
 * @param - arguments - cmocka state double pointer
 * @return - none
void memmove tests(void **state)
 uint8 t i;
 uint8 t * set;
 uint8 t * ptra;
 uint8 t * ptrb;
 uint8 t status;
  /* 2 - Testing for non overlap */
  set = (uint8 t*) reserve words( MEM SET SIZE W );
  if (! set )
      status = INVALID POINTER;
 assert int not equal(status, INVALID POINTER);
 ptra = &set[0];
 ptrb = &set[16];
 status = my memmove(ptra, ptrb, TEST MEMMOVE LENGTH); /* Testing for
invalid pointer */
 assert int not equal(status, INVALID POINTER);
 for(i = 0; i < MEM SET SIZE B; i++)</pre>
    set[i] = i;
                  /* Initialize the set to test values */
 status = my memmove(ptra, ptrb, TEST MEMMOVE LENGTH);
  assert_int_not_equal(status,INVALID_POINTER);
  for (i = 0; i < TEST MEMMOVE LENGTH; i++)</pre>
   assert int equal(set[i + 16],i);
  free words((uint32 t*)set);
  /*3. Testing for overlap of SRC in DST Overlap*/
  set = (uint8_t*) reserve_words(MEM_SET_SIZE_W);
  if (! set )
      status = INVALID POINTER;
 assert int not equal(status, INVALID POINTER);
 ptra = &set[0];
 ptrb = &set[8];
 status = my memmove(ptra, ptrb, TEST MEMMOVE LENGTH); /* Testing for
invalid pointer */
 assert int not equal(status,INVALID POINTER);
 for( i = 0; i < MEM SET SIZE B; i++) {
   set[i] = i;
 status = my memmove(ptra, ptrb, TEST MEMMOVE LENGTH);
  assert int not equal(status, INVALID POINTER);
```

```
for (i = 0; i < TEST MEMMOVE LENGTH; i++)</pre>
    assert int equal(set[i + 8],i);
  free words( (uint32 t*)set );
/* 4 - Testing for DST in SRC region Overlap*/
  set = (uint8 t*)reserve words( MEM SET SIZE W);
  if (! set )
    status = INVALID POINTER;
  assert int not equal(status, INVALID POINTER);
 ptra = &set[8];
 ptrb = &set[0];
 status = my memmove(ptra, ptrb, TEST MEMMOVE LENGTH); /* 1- Testing
for invalid pointer */
  assert int not equal(status,INVALID POINTER);
  for ( i = 0; i < MEM SET SIZE B; <math>i++)
    set[i] = i;
  status = my memmove(ptra, ptrb, TEST MEMMOVE LENGTH);
  assert int not equal(status, INVALID POINTER);
  for (i = 0; i < TEST MEMMOVE LENGTH; i++)</pre>
    assert int equal(set[i],(i + 8));
  free words( (uint32 t*)set );
}
 * @brief - Checking that setting of memory is successfull
 * @param - arguments - cmocka state double pointer
 * @return - none
*/
void memset tests(void **state)
 uint8_t i;
  uint8 t * set;
  uint8 t * ptra;
  uint8 t * ptrb;
  int8 t status;
  set = (uint8 t*)reserve words(MEM SET SIZE W);
  if (! set )
  status = INVALID POINTER;
  assert int not equal(status, INVALID POINTER);
  ptra = &set[0];
 ptrb = &set[16];
  /* Initialize the set to test values */
  for( i = 0; i < MEM SET SIZE B; i++)</pre>
    set[i] = i;
  status = my_memset(ptra, MEM_SET SIZE B, 0xFF);
  assert int not equal(status,INVALID POINTER);
  /* Validate Set & Zero Functionality */
```

```
for (i = 0; i < MEM ZERO LENGTH; i++)</pre>
    assert int equal(set[i], 0xFF);
  free words( (uint32 t*)set );
}
/*
 * @brief - Checking that setting of memory to zero is successfull
 * @param - arguments - cmocka state double pointer
 * @return - none
void memzero tests(void **state)
 uint8 t i;
 uint8 t * set;
 uint8 t * ptra;
  uint8_t * ptrb;
  int8 t status;
  set = (uint8 t*)reserve words(MEM SET SIZE W);
  if (! set )
  {
   status = INVALID POINTER;
  assert_int_not_equal(status,INVALID_POINTER);
  ptra = &set[0];
 ptrb = &set[16];
  /* Initialize the set to test values */
  for( i = 0; i < MEM SET SIZE B; i++)</pre>
    set[i] = i;
  status = my memzero(ptrb, MEM ZERO LENGTH);
  assert_int_not_equal(status,INVALID_POINTER);
 /* Validate Set & Zero Functionality */
 for (i = 0; i < MEM ZERO LENGTH; i++)
    assert int equal(set[16 + i],0);
  free words( (uint32 t*)set );
}
* @brief - Checking that reversing memory for even and odd number of
numbers is successfull
* @param - arguments - cmocka state double pointer
 * @return - none
 */
void reverse tests(void **state)
 uint8 t i;
  int8 t status;
  uint8 t * copy;
```

```
/*1 - Odd length test */
       uint8 t set1[MEM SET SIZE B] = \{0x3F, 0x73, 0x72, 0x33, 0x54, 0x43, 0x43, 0x54, 0x43, 0x54, 0x
0x72, 0x26,
                                                                                                                             0x48, 0x63, 0x20, 0x66, 0x6F, 0x00,
0x20, 0x33,
                                                                                                                             0x72, 0x75, 0x74, 0x78, 0x21, 0x4D,
0x20, 0x40,
                                                                                                                             0x20, 0x24, 0x7C, 0x20, 0x24, 0x69,
0x68, 0x54
        copy = (uint8_t*)reserve_words(MEM SET SIZE W);
       if (copy == NULL)
              status = INVALID POINTER;
       assert int not equal(status, INVALID POINTER);
       status = my memcpy(set1, copy, MEM SET SIZE B);
       assert_int_not_equal(status,INVALID POINTER);
       status = my reverse(set1, MEM_SET_SIZE_B);
       assert int not equal(status, INVALID POINTER);
       for (i = 0; i < MEM SET SIZE B; i++)
              assert int equal(set1[i],copy[MEM SET SIZE B - i - 1]);
       free words( (uint32 t*)copy );
       /*2 - Even length test */
       uint8 t set2[(MEM SET SIZE B-1)] = \{0x3F, 0x73, 0x72, 0x33, 0x54, 0x43, 0x43, 0x54, 0x54
0x72, 0x26,
                                                                                                          0x48, 0x63, 0x20, 0x66, 0x6F, 0x00, 0x20,
0x33,
                                                                                                          0x72, 0x75, 0x74, 0x78, 0x21, 0x4D, 0x20,
0x40,
                                                                                                          0x20, 0x24, 0x7C, 0x20, 0x24, 0x69, 0x68
                                                                                                   };
       copy = (uint8_t*)reserve_words(MEM_SET_SIZE_W);
       if (copy == NULL)
              status = INVALID POINTER;
       assert int not equal(status, INVALID POINTER);
       status = my_memcpy(set2, copy, (MEM_SET_SIZE_B-1));
       assert int not equal(status,INVALID POINTER);
       status = my reverse(set2, (MEM SET SIZE B-1));
       assert int not equal(status, INVALID POINTER);
       for (i = 0; i < (MEM SET SIZE B-1); i++)
              assert int equal(set2[i],copy[(MEM SET SIZE B-1) - i - 1]);
       free words( (uint32 t*)copy );
}
   * @brief - Main with list of function pointers
```

```
^{\star} @param - arguments argc and argv
 * @return - Test results
int main(int argc, char **argv)
 const struct CMUnitTest tests[] = {
   cmocka unit test (memmove tests),
   cmocka unit test(memset tests),
   cmocka unit test (memzero tests),
   cmocka unit test (reverse tests),
  };
 return cmocka run group tests(tests, NULL, NULL);
}
/**
 * @file project2.h
 * @brief This file is to be used to project 2.
 * @author Sowmya Akella
 * @date July 15, 2017
*/
#ifndef PROJECT2 H
#define __PROJECT2_H__
#include <stdint.h>
#include <stdio.h>
#include "platform.h"
#include "circbuf.h"
/**
 * @brief function to run project2 materials
 * This function calls some various simple tests that you can run to test
 * your code for the project 2. The contents of these functions
 * have been provided.
 * @return void
 */
void project2();
#endif /* PROJECT2 H */
/***********************
*****
* @file conversion.c
* @brief This file is contains four functions : itoa, atoi , big endian to
little endian and little endian to big endian.
 * @author Sreela Pavani Bhogaraju
 * @date Jun 25,2017
*****************
****/
#include "conversion.h"
```

```
/*
 * @brief - itoa converts integer to a string of ASCII characters and
returns the size of the string including the minus and the null
  terminator
   Long: Signed integer is converted into the given base and this data
is again converted into ASCII and is stored in a string .Then the
of the string is returned
 * @param - 1st argument : the integer which needs to be converted to
ASCII ,
            2nd argument : the pointer to the ASCII string,
            3rd argument :base , the number system into which the given
signed integer should be converted into and then converted to ASCII
 * @return - length of the string including the minus and null terminator
 */
uint8_t my_itoa(int32_t data, uint8_t * ptr, uint32_t base)
     uint32 t check=data; //data is copied into check to find out the
length of the string without affecting data
     uint8 t stringsize=0;
     uint8 t length = 0;
                          // sign=0 means the given signed integer is
     uint8 t sign=0;
positive and sign=1 means the given signed integer is negative
     if (data<0)
           data=-data; //data is made positive so that calculations
become easier , the minus sign is added later on in the code
           sign=1;
    check = data;
     }
  while (check!=0) //the number is divided by the base until the quotient
is zero , this helps in finding out the length of the string
    check=check/base;
    stringsize ++;
     length = stringsize;
     ptr = ptr+stringsize+sign;
 *(ptr)='\0'; //the last byte of the string is NULL
     while(length>0)
  {
           if (data!=0)
             ptr--;
           }
           if(data%base>=10)
             *ptr=(data%base)+55; //this moves the ASCII values of
numbers between 10 and 15 into the pointer location
                data=data/base;
           }
           else
             *ptr=(data%base)+48; //this moves the ASCII values of
numbers between 0 and 9 into the pointer location
                 data=data/base;
  length--;
   }
```

```
if (sign==1)
     ptr = ptr-1;
  *ptr=45; //ASCII value of minus sign
  return(stringsize+sign+1);
}
/*
* @brief - atoi converts an ASCII string into a signed integer and
returns it
   Long:
            A pointer to an ASCII string is given along with the base and
length of the string , the set of ASCII characters are converted
back into the signed integer using the base given
 * @param - 1st argument :the pointer to the ASCII string ,
            2nd argument :length of the string,
            3rd argument :base , the number system into which the given
ASCII string should be converted to a signed integer
 * @return - the signed integer
 */
int32 t my atoi(uint8 t * ptr, uint8 t digits, uint32 t base)
uint8 t i=0, j=0, n=0;
uint8_t sign=0;
uint32 t b=1;
 int32 t number=0;
   if(*ptr==45)
   ptr++;
   sign=1;
   digits--;
   for(i=digits-1;i!=0;i--)
     b=1;
     if(*ptr>=65)
     n=*ptr-55; // n is between A to F
     }
     else
      {
      n=*ptr-48; // n is between 0 to 9
      }
     for (j=i-1; j!=0; j--)
     {
     b=b*base;
    number=(n*b) +number;
    digits--;
    ptr++;
   if(sign==1)
   number = - number;
   }
  return (number);
}
```

```
* @brief - big to little converts array of data from big endian to
little endian representation and returns a non zero value if the
* conversion fails
* @param - 1st argument :pointer to array of data in big endian
representation ,
            2nd argument :length of the data array,
* @return - 0 for successful conversion , 1 for NULL pointer and 2 for
an empty array
 */
int8 t big to little32(uint32 t * data, uint32 t length)
int8 t i=length-1;
uint32 t t;
 if (data==NULL)
 return 1;
 if(*data=='\0')
 return 2;
 }
 else
 while(i>0)
  t=*(data+i);
  *(data+i)=*data;
  *data =t;
  data++;
  i=i-2;
 }
return 0;
 }
}
* @brief - little_to_big32 converts array of data from little endian to
big endian representation and returns a non zero value if *the
conversion fails
 * @param - 1st argument :pointer to array of data in little endian
representation ,
            2nd argument :length of the data array,
 * @return - 0 for successful conversion , 1 for NULL pointer and 2 for
an empty array
 */
int8 t little to big32(uint32 t * data, uint32 t length)
int8 t i=length-1;
uint\overline{3}2 t t;
if (data==NULL)
 return 1;
 if(*data=='\0')
 {
 return 2;
 }
```

```
else
 while (i>0)
  t=*(data+i);
  *(data+i)=*data;
  *data =t;
  data++;
  i=i-2;
 }
 return 0;
}
/**
* @file unit_test.c
* @brief This file contains function for performing actions with
circular buffer
 * @author Sowmya Akella
 * @date July 16, 2017
 */
# include <stdint.h>
# include <stdio.h>
# include <stdlib.h>
# include "circbuf.h"
* @brief - Initializes circular buffer head and tail, allocates memory
* @param - arguments - pointer to circular buffer and length
 * @return - Error/Success status enum variable
CB_status CB_init(CB_t * buf_pointer,uint8_t length)
{
     if(buf pointer == NULL)
           return null_error_circbuff;
     buf pointer->length = length;
     buf pointer->head = 0;
     buf pointer->tail = 0;
     buf_pointer->count = 0;
     buf_pointer->buffer = (uint8_t*)calloc(length, sizeof(uint8_t));
     if(buf pointer->buffer == NULL)
           status = null error databuff;
     else
           status = success;
     return status;
}
* @brief - Function to add an item to the circular buffer
 * @param - arguments - pointer to circular buffer and new item to add
 * @return - Error/Success status enum variable
 * /
```

```
CB status CB buffer add item(CB t * buf pointer, uint8 t new item)
     if(buf pointer == NULL)
           status = null error circbuff;
         return status;
      }
     status = CB is full(buf pointer);
     if(status == buf full)
      {
           status = buf full;
         return status;
      }
    else
     buf pointer->buffer[buf pointer->head] = new item;
     (buf pointer->count)++;
     status = success;
        if(((buf pointer->head) + 1)>((buf pointer->length)-1))
           buf pointer->head = 0;
        else
           buf pointer->head++;
    return status;
}
/*
 * @brief - Function to remove an item from the circular buffer
* @param - arguments - pointer to circular buffer and pointer to item
* @return - Error/Success status enum variable
CB status CB buffer remove item(CB t * buf pointer, uint8 t *
item removed)
     if(buf pointer == NULL)
           status = null error circbuff;
         return status;
      }
     status = CB is empty(buf pointer);
     if(status == buf_empty)
      {
           status = buf empty;
         return status;
      }
     else
           *item removed = buf pointer->buffer[buf pointer->tail];
           buf pointer->buffer[buf pointer->tail]=0;
           buf pointer->count--;
           status = success;
        if(((buf pointer->tail)+1)>((buf pointer->length)-1))
           buf pointer->tail = 0;
        else
           buf pointer->tail++;
```

```
return status;
/*
 * @brief - Function to check if the circular buffer is full or not
 * @param - arguments - pointer to circular buffer
 * @return - Error/Success status enum variable
CB status CB is full (CB t * buf pointer)
     if(buf_pointer == NULL)
           status = null error circbuff;
         return status;
      }
     if((buf pointer->head == buf pointer->tail) && buf pointer->count
! = 0)
           status = buf full;
     else
           status = success;
     return status;
}
/*
 * @brief - Function to check if the circular buffer is empty or not
 * @param - arguments - pointer to circular buffer
 * @return - Error/Success status enum variable
CB_status CB_is_empty(CB_t * buf_pointer)
     if(buf pointer == NULL)
           status = null error circbuff;
         return status;
     if((buf pointer->head == buf pointer->tail) && buf pointer->count
== 0)
           status = buf empty;
     else
           status = success;
     return status;
}
 * @brief - Function to peek into the circular buffer and check the value
stored at a position
* @param - arguments - pointer to circular buffer , position to peek
into and pointer to item peeked
 * @return - Error/Success status enum variable
 */
CB status CB peek(CB t * buf pointer, uint8 t peek position, uint8 t *
peek item)
{
     if(buf pointer == NULL)
```

```
{
           status = null error circbuff;
         return status;
      }
     *peek item = buf pointer->buffer[peek position];
     if(peek item == NULL)
           status = null error databuff;
     else
           status = success;
     return status;
/*Function to deallocate the circ buffer pointer and data buffer
pointer*/
 * @brief - Function to destroy dynamically allocated memory
 * @param - arguments - pointer to circular buffer
 * @return - Error/Success status enum variable
CB status CB destroy(CB t * buf pointer)
     if(buf pointer == NULL)
           status = null error circbuff;
         return status;
      }
     free((void*)buf pointer->buffer);
     free((void*)buf pointer);
     status = free success;
     return status;
}
 * Copyright (c) 2015, Freescale Semiconductor, Inc.
 * All rights reserved.
 * Redistribution and use in source and binary forms, with or without
modification,
 * are permitted provided that the following conditions are met:
 * o Redistributions of source code must retain the above copyright
notice, this list
   of conditions and the following disclaimer.
 * o Redistributions in binary form must reproduce the above copyright
notice, this
 * list of conditions and the following disclaimer in the documentation
and/or
    other materials provided with the distribution.
 * o Neither the name of Freescale Semiconductor, Inc. nor the names of
* contributors may be used to endorse or promote products derived from
this
```

```
* software without specific prior written permission.
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
"AS IS" AND
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
IMPLIED
 * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
* DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
* ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
DAMAGES
* (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
SERVICES:
* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
CAUSED AND ON
* ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
OF THIS
* SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
#include "MKL25Z4.h"
#include "uart.h"
#include<stdio.h>
#include<stdint.h>
int main(void)
#ifdef PROJECT2
project2();
 #endif
     uint8 t i = 0;
     UART configure();
     uint8 t tx test = 'a'; uint8 t receive test=0;
     i=UART receive(&receive test);
     i=UART send(receive test);
     return 0;
#include "uart.h"
#include "MKL25Z4.h"
#include <stdint.h>
#include <stdio.h>
uint16 t sbrate=0;
void UART configure()
       disable irq();
     SIM SCGC5 |= SIM SCGC5 PORTA MASK; /* Enabling clock for
PORTA module */
     SIM SCGC4 |= SIM SCGC4 UARTO MASK;
                                                       /* Enabling clock
gate for UARTO */
     SIM SOPT2 |= SIM SOPT2 UARTOSRC(1); /* Selecting clock src for
UARTO either MCGFLLCLK clock or MCGPLLCLK/2 clock */
     PORTA PCR1 = PORT PCR MUX(2); /* Setting MUX to Alternative 2
to enable UARTO */
```

```
PORTA PCR2 = PORT PCR MUX(2);
     UARTO C1 = 0;
                           /* Setting 8 bit data and disabling parity
for UARTO */
     UARTO C2 = 0;
                                  /* Setting 8 bit data and disabling
parity for UARTO */
     sbrate = DEFAULT SYSTEM CLOCK/(baudrate*osr);
                                                       //baud
     UARTO_BDH |= ((sbrate >> 8) \& UART BDH SBR MASK); // baud rate
register high
                                                    // baud rate
     UARTO BDL =(sbrate & UART BDL SBR MASK);
register low
     UARTO C2 = (UART C2 RIE MASK | UARTO C2 RE MASK |
UARTO C2 TE MASK); /* Enabling Tx and Rx interrupt */
     /* transmit buffer */
     tx buf = (CB_t*)malloc(sizeof(CB_t));
     CB init(&tx buf, TXBUF LENGTH);
     /* receive buffer */
     rx buf = (CB t*) malloc(sizeof(CB t));
     CB init(&rx buf, RXBUF LENGTH);
     NVIC EnableIRQ(UARTO IRQn);
     NVIC SetPriority (UARTO IRQn, 2);
     /* Setting priority of UARTO */
     __enable_irq();
}
uint8 t UART send(uint8 t *character)
     if(character==NULL)
      {
           return 0;
     while(!(UARTO S1 & UART S1 TDRE MASK)); // block transmission
     UART0 D=*character;
     return 1;
}
uint8 t UART send n(uint8 t *data , uint8 t length)
     uint8 t counter=0;
     if(data==NULL)
           return 0;
     }
     if(length==0)
      {
           return 0;
     for(counter=0;counter<length;counter++) //transmission blocking is</pre>
done in UART_send
     {
           UART send(data+counter);
      }
     return 1;
uint8 t UART receive(uint8 t *receivedchar)
```

```
{
     if(receivedchar=NULL)
           return 0;
     }
     while(!(UARTO_S1 & UART_S1 TDRE MASK));
     *receivedchar = UARTO D;
     return 1;
}
uint8 t UART receive n(uint8 t *receivedata , uint8 t length)
     uint8_t counter=0;
     if(receivedata==NULL)
           return 0;
     }
     if(length==0)
           return 0;
     for(counter=0;counter<length;counter++) //transmission blocking is</pre>
done in UART send
      {
           UART receive(receivedata+counter);
     }
     return 1;
extern void UARTO IRQHandler()
     NVIC DisableIRQ(UARTO IRQn);
     uint8 t stat = UARTO S1;
     CB status flag = CB is empty(tx buf);
     if((UARTO_S1 & UART_S1_TDRE_MASK) && (flag == !(buf_empty)))
           uint8 t string 1[32];
           uint8 t *temp;
           temp = string 1;
           CB buffer remove item(tx buf, temp);
           UART send(*temp);
      }
     else
           UARTO C2 &= ~UARTO C2 TIE MASK; /* If tx buffer empty
disable the tx interrupt */
     flag = CB is empty(rx buf);
     if((stat & UARTO_S1_RDRF_MASK) && (flag == !(buf_full)))
                                                           /* If buffer is
not full and RDRF flag is set then recieve the character from UARTDO */
           uint8 t temp2;
           UART receive(&temp2);
           //UART send(temp2);
           CB buffer add item(rx buf, temp2);
```

```
}
     else
           UARTO_C2 &= ~UARTO_C2_RIE_MASK; /* If rx buffer is full then
disable the rx interrupt */
     // Turn interrupts back on
     NVIC EnableIRQ(UARTO IRQn);
}
/**
 * @file project2.c
 * @brief This file is to be used to project 1.
 * @author Sowmya , Pavani
 * @date July 16 2017
 */
#include <stdio.h>
#include <stdint.h>
#include "circbuf.h"
#include "debug.h"
#include "project2.h"
void project2(void)
{
/*Checking no of alphabets in the string*/
void alpha count(int8 t * src, int32 t length)
     /* Checking Alpha Count in the string */
 uint8_t count1 = 0;
 uint8_t i=0;
  if(length > 0)
    for(i = 0; i < length; i++)
       /* if condition to check for Alphabetical characters */
      if((*src >= 'a' && *src <= 'z') || (*src >= 'A' && *src <= 'Z'))
      count1++;
      }
      src++;
    }
  }
/*Checking number of punctuations*/
void punct_count(int8_t * src, int32_t length)
               /* Checking Punctuations Count in the string */
 uint8_t count2=0;
  uint8 t i;
  if(length > 0)
    for(i = 0; i < length; i++)
```

```
/* if
      if((int)*src > 33 && (int)*src < 48){
condition to check for punctuation characters */
       count2++;
      src++;
    }
 }
/*Checking no of misc characters*/
void misc count(int8 t * src, int32 t length)
 uint8 t count3=0;
 uint8 t i;
 if(length > 0)
    for (i = 0; i < length; i++)
                                              /* if condition to check
for miscelleneous characters */
      if(((int)*src > 0 && (int)*src < 33) || ((int)*src > 59 &&
(int)*src < 65) \mid \mid ((int)*src > 90 && (int)*src < 97) \mid \mid ((int)*src > 120)
&& (int)*src < 128)){
       count3++;
      }
      src++;
    }
  }
/*Checking number of numbers*/
void num count(int8 t * src, int32 t length)
          /* Checking Miscellaneous Count in the string */
 uint8 t count4=0;
 uint8 t i=0;
 if(length > 0)
    for(i = 0; i < length; i++)
       /* if condition to check for Numbers */
      if(*src >= '0' && *src <= '9')
      {
       count4++;
      }
      src++;
    }
  }
}
/**
* @file debug.c
* @brief This file is to be used to debug project 1
  This file is used to test the outputs of Project 1 by displaying hex
output what array that is passed into the function
 * @author Sowmya Akella
 * @date June 25, 2017
*/
# include "debug.h"
```

```
void print_memory(uint8_t * start, uint32_t length)
#ifdef VERBOSE
     uint8 t i;
     if(start == NULL)
        printf("\nNothing is assigned to start pointer..exiting\n");
        exit(1);
     printf("The hex output of the bytes are :\n");
     for(i=0;i<length;i++)</pre>
                        ", * (start+i));
           printf("%x
      }
     printf("\n");
#else
    return;
#endif
/**
 * @file memory.c
 * @brief This file contains memory manipulation function definitions
* This file contains memory manipulations implementations such as moving
memory from one location to another with or without overlap.
* my memcopy() corrupts memory if the memory locations overlap,
my memmove() makes sure data isn't corrupted when memories overlap.
* my memset() and my memzero() sets memory to a particular value or zero
respectively, reserve_words() dynamically allocates memory blocks,
free words() releases memory
* @author Sowmya Akella
 * @date June 25, 2017
 */
#include "memory.h"
#include <math.h>
#include <stdint.h>
#include <stdbool.h>
#include <stdlib.h>
uint8 t * my memmove(uint8 t * src, uint8 t * dst, size t length)
                                /*Temp variable to store source contents*/
    int i;
    // printf("\n src is %s\n",src);
    if(src == NULL || dst == NULL)
        return INVALID POINTER;
    }
    else
        bool overlap = (abs(dst-src)>(length*sizeof(uint8 t))) || (src-
dst>0);
        if(overlap)
                           /* Check for condition where forward copy is
acceptable*/
            for(i = 0; i < length; i++)
```

```
*(dst+i) = *(src+i);
           }
        }
        else
                     /*Carry out copy from reverse during overlapping
source and destinations*/
            for(i = length-1;i>=0;i--)
                *(dst+i) = *(src+i);
            }
        }
    }
    return dst;
}
uint8 t * my memcpy(uint8 t * src, uint8 t * dst, size t length)
     uint8_t i;
     if(src == NULL || dst == NULL)
       return INVALID POINTER;
                     /*This does not check for overlap conditions*/
     else
     for(i = 0; i < length; i++)
           {
                 *(dst+i) = *(src+i);
     return dst;
}
uint8 t * my memset(uint8 t * src, size t length, uint8 t value)
     uint8_t i;
     if(src == NULL)
       return INVALID POINTER;
     for(i = 0; i < length; i++)
          *(src+i) = value;
     }
   return src;
}
uint8 t * my memzero(uint8 t * src, size t length)
    if(src == NULL)
       return INVALID POINTER;
    src = my memset(src, length, 0);
    return src;
uint8 t * my reverse(uint8 t * src, size t length)
```

```
{
    uint8 t i;
   if(src == NULL)
       return INVALID POINTER;
   for(i = 0;i<(length/2);i++) /*Reverse copy*/</pre>
          swap((src+i), (src+(length-i)-1));
   return src;
}
void swap(uint8 t*a, uint8 t*b)
     uint8_t temp;
     temp = *a;
     *a = *b;
     *b = temp;
}
uint32_t * reserve_words(size_t length)
     uint32_t *ptr = (uint32_t*) malloc(length * sizeof(uint32_t));
//memory allocated using malloc
   if(ptr == NULL)
   {
       printf("Error! memory not allocated.");
       return NULL;
   }
   else
    return ptr;
}
void free words(uint32 t * src)
   if(src == NULL)
       printf("src pointer doesn't point to anything..exiting\n");
       exit(1);
    free (src);
}
/******************************
**//**
* @file
          core cmSimd.h
* @brief
           CMSIS Cortex-M SIMD Header File
* @version V4.10
 * @date
           18. March 2015
 * @note
********************
****/
/* Copyright (c) 2009 - 2014 ARM LIMITED
  All rights reserved.
```

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

- Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
- Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
- Neither the name of ARM nor the names of its contributors may be used

to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"

AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,

IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE

ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE

LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS

INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN

CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)

ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE

POSSIBILITY OF SUCH DAMAGE.

```
____*/
#if defined ( __ICCARM__
\#pragma system\_include /* treat file as system include file for MISRA
check */
#endif
#ifndef CORE CMSIMD H
#define CORE CMSIMD H
#ifdef __cplusplus
  extern "C" {
#endif
/***************************
              Hardware Abstraction Layer
*******************
****/
/* ################ Compiler specific Intrinsics
########## */
/** \defgroup CMSIS SIMD intrinsics CMSIS SIMD Intrinsics
```

```
Access to dedicated SIMD instructions
*/
\#if defined ( CC ARM ) /*----RealView Compiler -----
----*/
/* ARM armcc specific functions */
#define SADD8
                                             sadd8
#define __QADD8
                                           __qadd8
#define
         SHADD8
                                             shadd8
#define __
         UADD8
                                             uadd8
                                           __uqadd8
#define __UQADD8
                                           __uhadd8
#define __UHADD8
                                            ssub8
#define SSUB8
                                            __qsub8
#define __QSUB8
                                           __shsub8
#define SHSUB8
                                           __usub8
#define __USUB8
        UQSUB8
#define
                                             uqsub8
#define __UHSUB8
#define __SADD16
                                           __uhsub8
                                           __sadd16
                                           __qadd16
#define __QADD16
                                           __shadd16
#define __SHADD16
                                            __uadd16
#define __UADD16
                                            __uqadd16
#define UQADD16
                                           __uhadd16
#define UHADD16
#define __SSUB16
                                           __ssub16
                                           __qsub16
#define __QSUB16
                                           __shsub16
#define __SHSUB16
                                           __usub16
#define USUB16
                                           __uqsub16
#define __UQSUB16
                                            __uhsub16
#define UHSUB16
                                           __sasx
#define __SASX
                                           __qasx
#define __QASX
                                           __shasx
#define __SHASX
#define __UASX
#define __UQASX
                                           __uasx
                                           __uqasx
                                           __uhasx
#define __UHASX
#define __SSAX
                                            __ssax
#define __QSAX
                                            __qsax
                                            __shsax
#define __SHSAX
#define USAX
                                            usax
#define UQSAX
                                            uqsax
                                            __uhsax
        UHSAX
#define
#define _
                                           __usad8
         USAD8
#define __
                                           __usada8
          USADA8
#define ___
                                           __ssat16
          SSAT16
                                           __usat16
#define __USAT16
                                            __uxtb16
#define __UXTB16
                                           __uxtab16
#define __UXTAB16
                                            __sxtb16
#define __SXTB16
#define __SXTAB16
                                            __sxtab16
#define __SMUAD
#define __SMUADX
                                           __smuad
                                             smuadx
#define __SMLAD
                                             smlad
                                            __smladx
#define __SMLADX
                                            __smlald
#define __SMLALD
                                            __smlaldx
#define SMLALDX
                                            smusd
#define SMUSD
                                            smusdx
#define SMUSDX
                                            smlsd
#define SMLSD
```

```
#define __SMLSDX
                                        __smlsdx
                                        \__{smlsld}
#define __SMLSLD
#define __SMLSLDX
                                          smlsldx
                                        __sel
#define __SEL
#define __QADD
                                         qadd
#define QSUB
                                        qsub
#define PKHBT(ARG1,ARG2,ARG3)
                              ( ((((uint32 t)(ARG1))
) & 0x0000FFFFUL) | \
                                        ((((uint32 t)(ARG2)) <<
(ARG3)) & 0xFFFF0000UL) )
#define PKHTB(ARG1,ARG2,ARG3)
                               ( ((((uint32 t)(ARG1))
) & 0xFFFF0000UL) | \
                                        ((((uint32 t)(ARG2)) >>
(ARG3)) & 0x0000FFFFUL) )
#define SMMLA(ARG1,ARG2,ARG3)
                                      ((int32 t)(((int64 t)(ARG1) *
(ARG2)) + \
                                                    ((int64 t)(ARG3) <<
32) ) >> 32))
#elif defined ( GNUC ) /*----- GNU Compiler ------
----*/
/* GNU gcc specific functions */
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
 SADD8 (uint32 t op1, uint32 t op2)
 uint32 t result;
  ASM volatile ("sadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
 QADD8(uint32_t op1, uint32_t op2)
 uint32 t result;
  ASM volatile ("qadd8 %0, %1, %2": "=r" (result): "r" (op1), "r"
(op2));
 return (result);
__attribute__( ( always_inline ) ) __STATIC INLINE uint32 t
 SHADD8 (uint32 t op1, uint32 t op2)
 uint32 t result;
  ASM volatile ("shadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
}
 attribute ( ( always inline ) ) STATIC INLINE uint32 t
UADD8 (uint32 t op1, uint32 t op2)
 uint32 t result;
```

```
ASM volatile ("uadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
 attribute ( ( always inline ) ) STATIC INLINE uint32 t
 UQADD8 (uint32 t op1, uint32 t op2)
 uint32 t result;
  ASM volatile ("uqadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return(result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
UHADD8 (uint32_t op1, uint32_t op2)
 uint32 t result;
  ASM volatile ("uhadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
}
 SSUB8 (uint32 t op1, uint32 t op2)
 uint32 t result;
   ASM volatile ("ssub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32 t
 _QSUB8(uint32_t op1, uint32_t op2)
 uint32 t result;
  ASM volatile ("qsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
__attribute__( ( always_inline ) ) __STATIC INLINE uint32 t
SHSUB8 (uint32 t op1, uint32 t op2)
 uint32 t result;
  ASM volatile ("shsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return(result);
 USUB8 (uint32 t op1, uint32 t op2)
```

```
uint32 t result;
   ASM volatile ("usub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return(result);
 attribute ((always inline)) STATIC INLINE uint32 t
 UQSUB8 (uint32 t op1, uint32 t op2)
 uint32 t result;
  ASM volatile ("uqsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return(result);
 attribute ( ( always inline ) ) STATIC INLINE uint32 t
 _UHSUB8(uint32_t op1, uint32 t op2)
 uint32 t result;
   ASM volatile ("uhsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return(result);
attribute ( ( always inline ) ) STATIC INLINE uint32 t
 SADD16(uint32 t op1, uint32 t op2)
 uint32 t result;
  ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
 attribute__( ( always_inline ) ) STATIC INLINE uint32 t
 QADD16 (uint32 t op1, uint32 t op2)
 uint32 t result;
   ASM volatile ("qadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32 t
_SHADD16(uint32_t op1, uint32_t op2)
 uint32 t result;
   ASM volatile ("shadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
}
 attribute ( ( always inline ) ) STATIC INLINE uint32 t
UADD16(uint32 t op1, uint32 t op2)
```

```
uint32 t result;
   ASM volatile ("uadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
 attribute ( ( always inline ) ) STATIC INLINE uint32 t
 UQADD16(uint32_t op1, uint32_t op\overline{2})
 uint32 t result;
   ASM volatile ("uqadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
 attribute ( ( always inline ) ) STATIC INLINE uint32 t
 UHADD16(uint32 t op1, uint32 t op2)
 uint32 t result;
   ASM volatile ("uhadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return(result);
attribute ( ( always inline ) ) STATIC INLINE uint32 t
SSUB16(uint32 t op1, uint32 t op2)
 uint32 t result;
  ASM volatile ("ssub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
 QSUB16(uint32 t op1, uint32 t op2)
 uint32 t result;
   ASM volatile ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32 t
_SHSUB16(uint32_t op1, uint32_t op2)
 uint32 t result;
   ASM volatile ("shsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
}
 attribute ( ( always inline ) ) STATIC INLINE uint32 t
USUB16(uint32 t op1, uint32 t op2)
```

```
uint32 t result;
  ASM volatile ("usub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
 attribute ( ( always inline ) ) STATIC INLINE uint32 t
 UQSUB16(uint32 t op1, uint32 t op2)
 uint32 t result;
  ASM volatile ("uqsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
 attribute ( ( always inline ) ) STATIC INLINE uint32 t
 UHSUB16(uint32 t op1, uint32 t op2)
 uint32 t result;
   ASM volatile ("uhsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return(result);
_attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
SASX(uint32 t op1, uint32 t op2)
 uint32 t result;
  ASM volatile ("sasx %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
 QASX(uint32 t op1, uint32 t op2)
 uint32 t result;
   ASM volatile ("gasx %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
SHASX(uint32 t op1, uint32 t op2)
 uint32 t result;
   ASM volatile ("shasx %0, %1, %2": "=r" (result): "r" (op1), "r"
(op2));
 return (result);
}
 \overline{\phantom{a}} UASX (uint\overline{32}_t op1, uint32_t op2)
```

```
uint32 t result;
  ASM volatile ("uasx %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t 
_UQASX(uint32_t op1, uint32_t op2)
 uint32 t result;
  ASM volatile ("ugasx %0, %1, %2": "=r" (result): "r" (op1), "r"
(op2));
 return (result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
 UHASX(uint32 t op1, uint32 t op2)
 uint32 t result;
   ASM volatile ("uhasx %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return(result);
_attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
SSAX(uint32 t op1, uint32 t op2)
 uint32 t result;
  ASM volatile ("ssax %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
 QSAX (uint32 t op1, uint32 t op2)
 uint32 t result;
   ASM volatile ("gsax %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
SHSAX(uint32 t op1, uint32 t op2)
 uint32 t result;
   ASM volatile ("shsax %0, %1, %2": "=r" (result): "r" (op1), "r"
(op2));
 return (result);
}
 USAX(uint32 t op1, uint32 t op2)
```

```
uint32 t result;
  ASM volatile ("usax %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t 
_UQSAX(uint32_t op1, uint32_t op2)
 uint32 t result;
  ASM volatile ("uqsax %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2) );
 return (result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
 UHSAX(uint32 t op1, uint32 t op2)
 uint32 t result;
   ASM volatile ("uhsax %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return(result);
 USAD8 (uint32 t op1, uint32 t op2)
 uint32 t result;
  ASM volatile ("usad8 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
 USADA8 (uint32 t op1, uint32 t op2, uint32 t op3)
 uint32 t result;
   ASM volatile ("usada8 %0, %1, %2, %3" : "=r" (result) : "r" (op1),
"r" (op2), "r" (op3) );
 return(result);
#define __SSAT16(ARG1,ARG2) \
 uint32 t RES, ARG1 = (ARG1);
  ASM ("ssat16 %0, %1, %2" : "=r" ( RES) : "I" (ARG2), "r" ( ARG1)
  __RES; \
} )
#define USAT16(ARG1, ARG2) \
 uint32 t RES, ARG1 = (ARG1); \
```

```
ASM ("usat16 %0, %1, %2" : "=r" ( RES) : "I" (ARG2), "r" ( ARG1)
___RES; \
 attribute ( ( always inline ) ) STATIC INLINE uint32 t
 UXTB16(uint32 t op1)
 uint32 t result;
   ASM volatile ("uxtb16 %0, %1" : "=r" (result) : "r" (op1));
 return (result);
__attribute__( ( always_inline ) ) __STATIC INLINE uint32 t
_UXTAB16(uint32_t op1, uint32_t op2)
 uint32 t result;
   ASM volatile ("uxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
 SXTB16(uint32 t op1)
 uint32 t result;
  ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 return (result);
attribute ( ( always inline ) ) STATIC INLINE uint32 t
 SXTAB16(uint32 t op1, uint32 t op2)
 uint32_t result;
  ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
 attribute ( ( always inline ) ) STATIC INLINE uint32 t SMUAD
(uint32_t op1, uint32_t op2)
{
 uint32 t result;
  ASM volatile ("smuad %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return(result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUADX
(uint32 t op1, uint32 t op2)
 uint32 t result;
  ASM volatile ("smuadx %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2) );
```

```
return(result);
}
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLAD
(uint32 t op1, uint32 t op2, uint32 t op3)
 uint32 t result;
   ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r"
(op2), "r" (op3) );
 return (result);
 attribute ( ( always inline ) ) STATIC INLINE uint32 t SMLADX
(uint32 t op1, uint32 t op2, uint32 t op3)
 uint32_t result;
   ASM volatile ("smladx %0, %1, %2, %3" : "=r" (result) : "r" (op1),
"r" (op2), "r" (op3) );
 return (result);
 attribute ( ( always inline ) ) STATIC_INLINE uint64_t __SMLALD
(uint32_t op1, uint32_t op2, uint64_t acc)
 union llreg u{
   uint32 t w32[2];
   uint64 t w64;
 } llr;
 llr.w64 = acc;
#ifndef ARMEB // Little endian
   ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r"
(llr.w32[1]): "r" (op1), "r" (op2), "0" (llr.w32[0]), "1" (llr.w32[1])
);
#else
                    // Big endian
   _ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r"
(llr.w32[0]): "r" (op1), "r" (op2), "0" (llr.w32[1]), "1" (llr.w32[0])
);
#endif
 return(llr.w64);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint64_t __SMLALDX
(uint32 t op1, uint32 t op2, uint64 t acc)
 union llreg u{
   uint32 t w32[2];
   uint64 t w64;
  } llr;
 llr.w64 = acc;
#ifndef
        ARMEB___
                   // Little endian
  ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r"
(\overline{lr}.w32[1]): "r" (op1), "r" (op2), "0" (llr.w32[0]), "1" (llr.w32[1])
);
                    // Big endian
#else
```

```
ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r"
(11r.w32[0]): "r" (op1), "r" (op2), "0" (11r.w32[1]), "1" (11r.w32[0])
);
#endif
 return(llr.w64);
 attribute ( ( always inline ) ) STATIC INLINE uint32 t SMUSD
(uint32 t op1, uint32 t op2)
 uint32 t result;
  ASM volatile ("smusd %0, %1, %2": "=r" (result): "r" (op1), "r"
(op2));
 return (result);
 (uint32 t op1, uint32 t op2)
 uint32 t result;
  ASM volatile ("smusdx %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return(result);
attribute ( ( always inline ) ) STATIC INLINE uint32 t SMLSD
(uint32 t op1, uint32 t op2, uint32 t op3)
 uint32 t result;
  ASM volatile ("smlsd %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r"
(op2), "r" (op3) );
 return(result);
 (uint32 t op1, uint32 t op2, uint32 t op3)
 uint32 t result;
   ASM volatile ("smlsdx %0, %1, %2, %3" : "=r" (result) : "r" (op1),
"r" (op2), "r" (op3) );
 return (result);
 attribute ( ( always inline ) ) STATIC INLINE uint64 t SMLSLD
(uint32 t op1, uint32 t op2, uint64 t acc)
 union llreg u{
  uint32 t w32[2];
  uint64_t w64;
 } llr;
 llr.w64 = acc;
#ifndef __ARMEB__ // Little endian
```

```
_ASM volatile ("smlsld %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r"
(llr.w32[1]): "r" (op1), "r" (op2), "0" (llr.w32[0]), "1" (llr.w32[1])
);
                   // Big endian
#else
  ASM volatile ("smlsld %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r"
(llr.w32[0]): "r" (op1), "r" (op2), "0" (llr.w32[1]), "1" (llr.w32[0])
#endif
 return(llr.w64);
 attribute ( ( always inline ) ) STATIC INLINE uint64 t SMLSLDX
(uint32 t op1, uint32 t op2, uint64 t acc)
 union llreg u{
   uint32 t w32[2];
   uint64 t w64;
  } llr;
 llr.w64 = acc;
(llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1])
);
#else
                   // Big endian
  ASM volatile ("smlsldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r"
(\overline{lr}.w32[0]): "r" (op1), "r" (op2), "0" (llr.w32[1]), "1" (llr.w32[0])
);
#endif
 return(llr.w64);
 attribute ( ( always inline ) ) STATIC INLINE uint32 t SEL
(uint32 t op1, uint32 t op2)
 uint32 t result;
  __ASM volatile ("sel %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2)
 return (result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
 _QADD(uint32_t op1, uint32_t op2)
 uint32 t result;
  ASM volatile ("qadd %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32 t
 QSUB (uint32 t op1, uint32 t op2)
 uint32 t result;
```

```
ASM volatile ("qsub %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
#define PKHBT(ARG1,ARG2,ARG3) \
 uint32_t __RES, __ARG1 = (ARG1), __ARG2 = (ARG2); \
__ASM ("pkhbt %0, %1, %2, lsl %3" : "=r" (__RES) : "r" (__ARG1), "r"
( ARG2), "I" (ARG3) ); \
 __RES; \
#define PKHTB(ARG1, ARG2, ARG3) \
 uint32_t \_RES, \_ARG1 = (ARG1), \_ARG2 = (ARG2); \setminus
 if (ARG3 == 0) \
    ASM ("pkhtb %0, %1, %2" : "=r" ( RES) : "r" ( ARG1), "r"
  ARG2) ); \
 else \
    ASM ("pkhtb %0, %1, %2, asr %3" : "=r" ( RES) : "r" ( ARG1), "r"
( ARG2), "I" (ARG3) ); \
  RES; \
 })
 (int32 t op1, int32 t op2, int32 t op3)
int32 t result;
  ASM volatile ("smmla %0, %1, %2, %3" : "=r" (result): "r" (op1), "r"
(op2), "r" (op3) );
return(result);
}
#elif defined ( ICCARM ) /*----- ICC Compiler -----
/* IAR iccarm specific functions */
#include <cmsis iar.h>
#elif defined ( TMS470 ) /*---- TI CCS Compiler -----
____*/
/* TI CCS specific functions */
#include <cmsis ccs.h>
#elif defined ( TASKING ) /*---- TASKING Compiler ----
----*/
/* TASKING carm specific functions */
/* not yet supported */
\# elif \ defined \ ( \ CSMC_ ) \ / *----- COSMIC \ Compiler ------
_____*/
/* Cosmic specific functions */
#include <cmsis csm.h>
#endif
```

```
/*@} end of group CMSIS SIMD intrinsics */
#ifdef cplusplus
#endif
#endif /* CORE CMSIMD H */
* @file circbuf.h
* @brief This file contains function declarations of circbug.c
* @author Sowmya Akella
 * @date July 1, 2017
*/
#ifndef __CIRCBUF_H
#define CIRCBUF H
#include <stdint.h>
#define BUF TEST SIZE 3
typedef struct {
     uint8 t *buffer;
     uint8 t head;
     uint8 t tail;
     uint8 t count;
     uint8 t length;
}CB t;
typedef enum {
     buf full,
     buf empty,
     success,
     null_error_databuff,
     null_error_circbuff,
     free success
}CB status;
CB status status;
CB_status CB_init(CB_t * buf_pointer,uint8_t length);
CB_status CB_buffer_add_item(CB_t * buf_pointer,uint8_t new_item);
CB_status CB_buffer_remove_item(CB_t * buf_pointer,uint8_t *
item removed);
CB status CB is full(CB t * buf pointer);
CB status CB is empty(CB t * buf pointer);
CB status CB peek(CB t * buf pointer, uint8 t peek position, uint8 t *
peek item);
CB status CB destroy(CB t * buf pointer);
#endif /* CIRCBUF H *//**
* @file conversion.h
* @brief This file contains function declarations of conversion.c.
 * @author Sreela Pavani Bhogaraju
 * @date June 25 , 2017
```

```
*/
#ifndef __CONVERSION_H_
#define CONVERSION H
#include <stdint.h>
#include <stdlib.h>
#define INVALID POINTER 1
#define BTOL TEST SIZE 3
#define LTOB TEST SIZE 3
uint8 t my itoa(int32 t data, uint8 t * ptr, uint32 t base);
int32_t my_atoi(uint8_t * ptr, uint8_t digits, uint32_t base);
int8 t big to little32(uint32 t * data, uint32 t length);
int8 t little to big32 (uint32 t * data, uint32 t length);
#endif /* CONVERSION H
                      * /
/****************************
**//**
* @file
          core cm4 simd.h
* @brief CMSIS Cortex-M4 SIMD Header File
 * @version V3.30
 * @date
         17. February 2014
 * @note
*******************
****/
/* Copyright (c) 2009 - 2014 ARM LIMITED
```

All rights reserved.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

- Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
- Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
- Neither the name of ARM nor the names of its contributors may be used

to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS

AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,

IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE

ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS RF.

LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF

```
SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR
BUSINESS
  INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER
  CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
OTHERWISE)
  ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF
  POSSIBILITY OF SUCH DAMAGE.
____*/
#if defined ( __ICCARM___)
#pragma system include /* treat file as system include file for MISRA
check */
#endif
#ifndef __CORE_CM4_SIMD_H
#define __CORE_CM4_SIMD_H
#ifdef __cplusplus
extern "C" {
#endif
/***************************
 *
                Hardware Abstraction Layer
*******************
****/
/* ################ Compiler specific Intrinsics
########## * /
/** \defgroup CMSIS SIMD intrinsics CMSIS SIMD Intrinsics
 Access to dedicated SIMD instructions
*/
#if defined ( CC ARM ) /*-----RealView Compiler -----
____*/
/* ARM armcc specific functions */
                                        __sadd8
#define __SADD8
#define __QADD8
                                       __qadd8
#define __SHADD8
                                        __shadd8
#define __UADD8
                                        __uadd8
                                        __uqadd8
#define __UQADD8
                                        __uhadd8
#define __UHADD8
#define __SSUB8
#define __QSUB8
#define __SHSUB8
                                        __ssub8
                                        __qsub8
                                          shsub8
                                        __usub8
#define __USUB8
                                        __uqsub8
#define __UQSUB8
                                        __uhsub8
#define __UHSUB8
                                        __sadd16
#define __SADD16
                                        __qadd16
#define __QADD16
                                        shadd16
#define __SHADD16
#define UADD16
                                        uadd16
```

```
#define __UQADD16
                                             __uqadd16
#define __UHADD16
                                             __uhadd16
#define __SSUB16
                                             __ssub16
                                             __qsub16
#define __QSUB16
                                             shsub16
#define __SHSUB16
#define USUB16
                                             usub16
                                             __uqsub16
#define __UQSUB16
                                             __uhsub16
#define UHSUB16
#define __SASX
                                             __sasx
#define __QASX
#define __SHASX
                                             __qasx
                                             __shasx
                                             __uasx
#define __UASX
                                             __uqasx
#define __UQASX
#define __UHASX
                                             uhasx
                                             __ssax
#define __SSAX
#define __QSAX
                                             __qsax
                                             __shsax
#define __SHSAX
#define __USAX
#define __UQSAX
#define __UHSAX
#define __USAD8
                                              usax
                                             __uqsax
                                             __uhsax
                                             __usad8
                                             __usada8
#define __USADA8
                                             __ssat16
#define __SSAT16
                                             __usat16
#define USAT16
                                             __uxtb16
#define __UXTB16
#define __UXTAB16
                                             __uxtab16
#define __SXTB16
                                             __sxtb16
                                             __sxtab16
#define __SXTAB16
                                             __smuad
#define __SMUAD
                                             __smuadx
#define __SMUADX
                                             __smlad
#define __SMLAD
                                             __smladx
#define __SMLADX
#define SMLALD
#define SMLALDX
#define SMUSD
#define SMUSDX
                                             \_\_smlald
                                             __smlaldx
                                             __smusd
                                             __smusdx
                                             __smlsd
#define __SMLSD
                                             __smlsdx
#define __SMLSDX
                                             \_\_smlsld
#define __SMLSLD
                                             __smlsldx
#define __SMLSLDX
                                             __sel
#define SEL
#define QADD
                                             qadd
#define QSUB
                                             __qsub
#define PKHBT(ARG1, ARG2, ARG3) (((((uint32_t)(ARG1))
) & 0x0000FFFFUL) | \
                                            ((((uint32 t)(ARG2)) <<
(ARG3)) & 0xFFFF0000UL) )
#define PKHTB(ARG1,ARG2,ARG3)
                                          ( ((((uint32 t)(ARG1))
) & 0xFFFF0000UL) | \
                                             ((((uint32 t)(ARG2)) >>
(ARG3)) & 0x0000FFFFUL) )
#define SMMLA(ARG1,ARG2,ARG3)
                                          ( (int32 t)((((int64 t)(ARG1) *
(ARG2)) + \
                                                          ((int64 t)(ARG3) <<
32) ) >> 32))
```

```
#elif defined ( GNUC ) /*----- GNU Compiler ------
----*/
/* GNU gcc specific functions */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
 SADD8 (uint32 t op1, uint32 t op2)
 uint32 t result;
   ASM volatile ("sadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32 t
 QADD8(uint32 t op1, uint32 t op2)
 uint32_t result;
  ASM volatile ("qadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
 attribute ((always inline)) STATIC INLINE uint32 t
  SHADD8 (uint32_t op1, uint32_t op2)
 uint32 t result;
  ASM volatile ("shadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
 UADD8(uint32 t op1, uint32 t op2)
 uint32 t result;
   ASM volatile ("uadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
 attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
 UQADD8 (uint32_t op1, uint32_t op2)
 uint32 t result;
  ASM volatile ("uqadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return(result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
 UHADD8 (uint32 t op1, uint32 t op2)
 uint32 t result;
   ASM volatile ("uhadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2) );
```

```
return(result);
}
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
 SSUB8(uint32_t op1, uint32_t op2)
 uint32 t result;
   ASM volatile ("ssub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2) );
 return (result);
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
 _QSUB8(uint32_t op1, uint32_t op2)
  uint32 t result;
   ASM volatile ("qsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
}
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
 SHSUB8 (uint32 t op1, uint32 t op2)
 uint32 t result;
  ASM volatile ("shsub8 %0, %1, %2": "=r" (result): "r" (op1), "r"
(op2));
 return (result);
 attribute ( ( always inline ) ) STATIC INLINE uint32 t
 USUB8 (uint32 t op1, uint32 t op2)
 uint32_t result;
   ASM volatile ("usub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
  _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
 _UQSUB8(uint32_t op1, uint32_t op2)
 uint32 t result;
   ASM volatile ("uqsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2) );
 return (result);
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32 t
 UHSUB8 (uint32 t op1, uint32 t op2)
 uint32 t result;
```

```
ASM volatile ("uhsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
 attribute ( ( always inline ) ) STATIC INLINE uint32 t
 SADD16 (uint32 t op1, uint32 t op2)
 uint32 t result;
  ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return(result);
_attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
 QADD16 (uint32 t op1, uint32 t op2)
 uint32 t result;
  ASM volatile ("qadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
}
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32 t
 SHADD16(uint32 t op1, uint32 t op2)
 uint32 t result;
  ASM volatile ("shadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
 UADD16(uint32_t op1, uint32_t op2)
 uint32 t result;
  ASM volatile ("uadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
 UQADD16(uint32 t op1, uint32 t op2)
 uint32 t result;
  ASM volatile ("uqadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
}
 attribute ( ( always inline ) ) STATIC INLINE uint32 t
 UHADD16(uint32 t op1, uint32 t op2)
 uint32 t result;
```

```
ASM volatile ("uhadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
 attribute ( ( always inline ) ) STATIC INLINE uint32 t
 SSUB16 (uint32 t op1, uint32 t op2)
 uint32 t result;
  ASM volatile ("ssub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return(result);
_attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
 QSUB16 (uint32 t op1, uint32 t op2)
 uint32 t result;
  ASM volatile ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
}
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32 t
 SHSUB16 (uint32 t op1, uint32 t op2)
 uint32 t result;
  ASM volatile ("shsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
 USUB16(uint32_t op1, uint32_t op2)
 uint32 t result;
   ASM volatile ("usub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
 UQSUB16(uint32 t op1, uint32 t op2)
 uint32 t result;
  ASM volatile ("uqsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
}
 attribute ((always inline)) STATIC INLINE uint32 t
 UHSUB16(uint32 t op1, uint32 t op2)
 uint32 t result;
```

```
ASM volatile ("uhsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
 SASX (uint32 t op1, uint32 t op2)
 uint32 t result;
   ASM volatile ("sasx %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return(result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
 QASX(uint\overline{32} t op1, uint32 t op2)
 uint32 t result;
   ASM volatile ("gasx %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
}
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
 SHASX(uint32 t op1, uint32 t op2)
 uint32 t result;
   ASM volatile ("shasx %0, %1, %2": "=r" (result): "r" (op1), "r"
(op2));
 return (result);
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
 UASX(uint32_t op1, uint32_t op2)
 uint32 t result;
   ASM volatile ("uasx %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
 UQASX(uint32 t op1, uint32 t op2)
 uint32 t result;
  ASM volatile ("ugasx %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
}
 UHASX(uint32 t op1, uint32 t op2)
 uint32 t result;
```

```
ASM volatile ("uhasx %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
 SSAX (uint32 t op1, uint32 t op2)
 uint32 t result;
   ASM volatile ("ssax %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return(result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
 QSAX(uint\overline{32} t op1, uint32 t op2)
 uint32 t result;
   ASM volatile ("gsax %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
}
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
 SHSAX(uint32 t op1, uint32 t op2)
 uint32 t result;
   ASM volatile ("shsax %0, %1, %2": "=r" (result): "r" (op1), "r"
(op2));
 return (result);
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
 USAX(uint32_t op1, uint32_t op2)
 uint32 t result;
   ASM volatile ("usax %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
 UQSAX(uint32 t op1, uint32 t op2)
 uint32 t result;
  ASM volatile ("uqsax %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
}
 UHSAX(uint32 t op1, uint32 t op2)
 uint32 t result;
```

```
ASM volatile ("uhsax %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
 USAD8 (uint32 t op1, uint32 t op2)
 uint32 t result;
  ASM volatile ("usad8 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2) );
 return(result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
 uint32 t result;
   ASM volatile ("usada8 %0, %1, %2, %3" : "=r" (result) : "r" (op1),
"r" (op2), "r" (op3) );
 return (result);
}
#define SSAT16(ARG1,ARG2) \
 uint32 t RES, ARG1 = (ARG1); \
   ASM ("ssat16 %0, %1, %2" : "=r" ( RES) : "I" (ARG2), "r" ( ARG1)
   RES; \
#define USAT16(ARG1,ARG2) \
 uint32_t __RES, __ARG1 = (ARG1); \
   _ASM ("usat16 %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1)
); \
  __RES; \
 attribute ( ( always inline ) ) STATIC INLINE uint32 t
 UXTB16(uint32 t op1)
 uint32 t result;
  ASM volatile ("uxtb16 %0, %1" : "=r" (result) : "r" (op1));
 return(result);
 attribute__( ( always_inline ) ) __STATIC INLINE uint32 t
 UXTAB16(uint32_t op1, uint32 t op2)
 uint32 t result;
   ASM volatile ("uxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return(result);
```

```
_attribute__( ( always inline ) ) STATIC INLINE uint32 t
 SXTB16(uint32_t op1)
 uint32 t result;
   ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 return (result);
 _attribute__( ( always_inline ) ) __STATIC INLINE uint32 t
 SXTAB16(uint32 t op1, uint32 t op2)
 uint32 t result;
  ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return(result);
 attribute ( ( always inline ) ) STATIC INLINE uint32 t SMUAD
(uint32 t op1, uint32 t op2)
 uint32 t result;
  ASM volatile ("smuad %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
 attribute ( ( always inline ) ) STATIC INLINE uint32 t SMUADX
(uint32 t op1, uint32 t op2)
 uint32 t result;
  ASM volatile ("smuadx %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
 attribute ( ( always inline ) ) STATIC INLINE uint32 t SMLAD
(uint32 t op1, uint32 t op2, uint32 t op3)
 uint32 t result;
   ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r"
(op2), "r" (op3) );
 return(result);
 attribute ( ( always inline ) ) STATIC INLINE uint32 t SMLADX
(uint32_t op1, uint32_t op2, uint32_t op3)
 uint32 t result;
   ASM volatile ("smladx %0, %1, %2, %3": "=r" (result): "r" (op1),
"r" (op2), "r" (op3) );
 return (result);
}
```

```
attribute ( ( always inline ) ) STATIC INLINE uint64 t SMLALD
(uint32 t op1, uint32 t op2, uint64 t acc)
 union llreg u{
  uint32 t w32[2];
   uint64 t w64;
  } llr;
 llr.w64 = acc;
#ifndef ARMEB
                 // Little endian
  ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r"
(llr.w32[1]): "r" (op1), "r" (op2), "0" (llr.w32[0]), "1" (llr.w32[1])
);
#else
                    // Big endian
   ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r"
(llr.w32[0]): "r" (op1), "r" (op2), "0" (llr.w32[1]), "1" (llr.w32[0])
);
#endif
 return(llr.w64);
 attribute ( ( always inline ) ) STATIC INLINE uint64 t SMLALDX
(uint32 t op1, uint32 t op2, uint64 t acc)
 union llreg u{
   uint32 t w32[2];
   uint64 t w64;
  } llr;
 llr.w64 = acc;
#ifndef ARMEB // Little endian
   ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r"
(llr.w32[1]): "r" (op1), "r" (op2), "0" (llr.w32[0]), "1" (llr.w32[1])
);
                   // Big endian
#else
  __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r"
(llr.w32[0]): "r" (op1), "r" (op2), "0" (llr.w32[1]), "1" (llr.w32[0])
);
#endif
 return(llr.w64);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUSD
(uint32 t op1, uint32 t op2)
 uint32 t result;
  ASM volatile ("smusd %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
 attribute ( ( always inline ) ) STATIC INLINE uint32 t SMUSDX
(uint32 t op1, uint32 t op2)
 uint32 t result;
```

```
ASM volatile ("smusdx %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
 attribute ( ( always inline ) ) STATIC INLINE uint32 t SMLSD
(uint32 t op1, uint32 t op2, uint32 t op3)
 uint32 t result;
   ASM volatile ("smlsd %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r"
(op2), "r" (op3) );
 return(result);
 attribute ( ( always inline ) ) STATIC INLINE uint32 t SMLSDX
(uint32_t op1, uint32_t op2, uint32_t op3)
 uint32 t result;
   ASM volatile ("smlsdx %0, %1, %2, %3" : "=r" (result) : "r" (op1),
"r" (op2), "r" (op3) );
 return(result);
 attribute ( ( always inline ) ) STATIC INLINE uint64 t SMLSLD
(uint32 t op1, uint32 t op2, uint64 t acc)
 union llreg u{
  uint32 t w32[2];
   uint64 t w64;
  } llr;
 llr.w64 = acc;
#ifndef ARMEB
                  // Little endian
   ASM volatile ("smlsld %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r"
(llr.w32[1]): "r" (op1), "r" (op2), "0" (llr.w32[0]), "1" (llr.w32[1])
);
#else
                   // Big endian
   _ASM volatile ("smlsld %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r"
(llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0])
);
#endif
 return(llr.w64);
 attribute ( ( always inline ) ) STATIC INLINE uint64 t SMLSLDX
(uint32 t op1, uint32 t op2, uint64 t acc)
  union llreg u{
   uint32 t w32[2];
   uint64 t w64;
  } llr;
 llr.w64 = acc;
                  // Little endian
#ifndef ARMEB
  ASM volatile ("smlsldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r"
(llr.w32[1]): "r" (op1), "r" (op2), "0" (llr.w32[0]), "1" (llr.w32[1])
);
```

```
// Big endian
#else
  ASM volatile ("smlsldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r"
(llr.w32[0]): "r" (op1), "r" (op2), "0" (llr.w32[1]), "1" (llr.w32[0])
);
#endif
 return(llr.w64);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SEL
(uint32 t op1, uint32 t op2)
{
 uint32 t result;
  __ASM volatile ("sel %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2)
 return(result);
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
 QADD(uint32 t op1, uint32 t op2)
 uint32 t result;
  ASM volatile ("qadd %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
 QSUB (uint32 t op1, uint32 t op2)
 uint32 t result;
   ASM volatile ("qsub %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
}
#define PKHBT(ARG1,ARG2,ARG3) \
 uint32_t __RES, __ARG1 = (ARG1), __ARG2 = (ARG2); \
__ASM ("pkhbt %0, %1, %2, lsl %3" : "=r" (__RES) : "r" (__ARG1), "r"
(__ARG2), "I" (ARG3) ); \
RES; \
#define __PKHTB(ARG1,ARG2,ARG3) \
 uint32_t __RES, __ARG1 = (ARG1), __ARG2 = (ARG2); \
  if (ARG3 == 0) \
     ASM ("pkhtb %0, %1, %2" : "=r" ( RES) : "r" ( ARG1), "r"
(__ARG2) ); \
  else \
     ASM ("pkhtb %0, %1, %2, asr %3" : "=r" ( RES) : "r" ( ARG1), "r"
( ARG2), "I" (ARG3)
                     ); \
  RES; \
 })
```

```
(int32_t op1, int32_t op2, int32_t op3)
int32 t result;
 ASM volatile ("smmla %0, %1, %2, %3" : "=r" (result): "r" (op1), "r"
(op2), "r" (op3) );
return(result);
#elif defined ( ICCARM ) /*----- ICC Compiler -----
----*/
/* IAR iccarm specific functions */
#include <cmsis iar.h>
\# elif \ defined \ ( \ TMS470 \ ) \ /*----- TI \ CCS \ Compiler ------
----*/
/* TI CCS specific functions */
#include <cmsis ccs.h>
#elif defined ( TASKING ) /*---- TASKING Compiler ----
----*/
/* TASKING carm specific functions */
/* not yet supported */
#elif defined ( CSMC ) /*----- COSMIC Compiler -----
____*/
/* Cosmic specific functions */
#include <cmsis csm.h>
#endif
/*@} end of group CMSIS SIMD intrinsics */
#ifdef __cplusplus
#endif
#endif /* CORE CM4 SIMD H */
**//**
* @file core_cmFunc.h
* @brief CMSIS Cortex-M Core Function Access Header File
* @version V4.10
* @date
        18. March 2015
* @note
*******************
****/
/* Copyright (c) 2009 - 2015 ARM LIMITED
  All rights reserved.
  Redistribution and use in source and binary forms, with or without
```

modification, are permitted provided that the following conditions are met :

- Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
- Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
- Neither the name of ARM nor the names of its contributors may be used

to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"

AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,

IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE

ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE

LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR SINESS

INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN

CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)

ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE

```
POSSIBILITY OF SUCH DAMAGE.
  ______
____*/
#ifndef __CORE_CMFUNC_H
#define CORE CMFUNC H
/* ################################ Core Function Access
########### */
/** \ingroup CMSIS Core FunctionInterface
   \defgroup CMSIS Core RegAccFunctions CMSIS Core Register Access
Functions
 @ {
* /
#if defined ( CC ARM ) /*------RealView Compiler ------
----*/
/* ARM armcc specific functions */
#if ( ARMCC VERSION < 400677)
 #error "Please use ARM Compiler Toolchain V4.0.677 or later!"
#endif
/* intrinsic void __enable_irq();
/* intrinsic void __disable irq();    */
/** \brief Get Control Register
```

```
This function returns the content of the Control Register.
   \return
                        Control Register value
 STATIC_INLINE uint32_t __get_CONTROL(void)
 register uint32_t __regControl __ASM("control");
 return( regControl);
/** \brief Set Control Register
   This function writes the given value to the Control Register.
   \param [in] control Control Register value to set
 STATIC INLINE void set CONTROL(uint32 t control)
 register uint32_t __regControl __ASM("control");
 \_regControl = control;
/** \brief Get IPSR Register
   This function returns the content of the IPSR Register.
                       IPSR Register value
   \return
 STATIC INLINE uint32 t get IPSR(void)
 register uint32_t __regIPSR
                              ___ASM("ipsr");
 return ( regIPSR);
/** \brief Get APSR Register
   This function returns the content of the APSR Register.
                       APSR Register value
   \return
 STATIC_INLINE uint32_t __get_APSR(void)
 register uint32_t __regAPSR __ASM("apsr");
 return(__regAPSR);
/** \brief Get xPSR Register
   This function returns the content of the xPSR Register.
                       xPSR Register value
   \return
 STATIC INLINE uint32 t get xPSR(void)
 register uint32_t __regXPSR __ASM("xpsr");
 return( regXPSR);
```

```
}
/** \brief Get Process Stack Pointer
   This function returns the current value of the Process Stack Pointer
(PSP).
   \return
                         PSP Register value
 STATIC INLINE uint32 t get PSP(void)
 register uint32_t __regProcessStackPointer __ASM("psp");
 return( regProcessStackPointer);
/** \brief Set Process Stack Pointer
   This function assigns the given value to the Process Stack Pointer
(PSP).
                 topOfProcStack Process Stack Pointer value to set
   \param [in]
 STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 register uint32 t regProcessStackPointer ASM("psp");
  __regProcessStackPointer = topOfProcStack;
/** \brief Get Main Stack Pointer
   This function returns the current value of the Main Stack Pointer
(MSP).
   \return
                         MSP Register value
 _STATIC_INLINE uint32_t __get_MSP(void)
 register uint32 t regMainStackPointer ASM("msp");
 return( regMainStackPointer);
/** \brief Set Main Stack Pointer
   This function assigns the given value to the Main Stack Pointer
(MSP).
    \param [in]
                 topOfMainStack Main Stack Pointer value to set
 _STATIC_INLINE void ___set_MSP(uint32_t topOfMainStack)
 register uint32 t regMainStackPointer
                                              ASM("msp");
 __regMainStackPointer = topOfMainStack;
}
/** \brief Get Priority Mask
```

This function returns the current state of the priority mask bit from the Priority Mask Register.

```
\return
                        Priority Mask value
 _STATIC_INLINE uint32_t __get_PRIMASK(void)
 register uint32_t __regPriMask __ASM("primask");
 return(__regPriMask);
/** \brief Set Priority Mask
    This function assigns the given value to the Priority Mask Register.
    \param [in] priMask Priority Mask
 STATIC INLINE void set PRIMASK(uint32 t priMask)
 register uint32_t __regPriMask __ASM("primask");
 \underline{\phantom{a}} regPriMask = (priMask);
#if
         ( CORTEX M \geq 0x03) || ( CORTEX SC \geq 300)
/** \brief Enable FIQ
   This function enables FIQ interrupts by clearing the F-bit in the
   Can only be executed in Privileged modes.
#define enable fault irq
                                        enable fiq
/** \brief Disable FIQ
   This function disables FIQ interrupts by setting the F-bit in the
CPSR.
   Can only be executed in Privileged modes.
                                        __disable fiq
#define disable fault irq
/** \brief Get Base Priority
   This function returns the current value of the Base Priority
register.
                        Base Priority register value
   \return
__STATIC_INLINE uint32_t __get_BASEPRI(void) {
 register uint32 t regBasePri ASM("basepri");
 return( regBasePri);
```

```
/** \brief Set Base Priority
   This function assigns the given value to the Base Priority register.
   \param [in] basePri Base Priority value to set
 _STATIC_INLINE void __set_BASEPRI(uint32_t basePri)
                                      __ASM("basepri");
 register uint32 t regBasePri
 _{\text{regBasePri}} = \overline{\text{(basePri & 0xff)}};
/** \brief Set Base Priority with condition
   This function assigns the given value to the Base Priority register
only if BASEPRI masking is disabled,
   or the new value increases the BASEPRI priority level.
   \param [in] basePri Base Priority value to set
 STATIC INLINE void set BASEPRI MAX(uint32 t basePri)
                                        __ASM("basepri max");
 register uint32_t __regBasePriMax
  __regBasePriMax = (basePri & 0xff);
/** \brief Get Fault Mask
   This function returns the current value of the Fault Mask register.
                        Fault Mask register value
   \return
 STATIC_INLINE uint32_t __get_FAULTMASK(void)
 register uint32_t __regFaultMask __ASM("faultmask");
 return(__regFaultMask);
/** \brief Set Fault Mask
   This function assigns the given value to the Fault Mask register.
   \param [in] faultMask Fault Mask value to set
 STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 register uint32_t __regFaultMask __ASM("faultmask");
  regFaultMask = (faultMask & (uint32 t)1);
\#endif /* ( CORTEX M >= 0x03) || ( CORTEX SC >= 300) */
#if
          ( CORTEX M == 0x04) || ( CORTEX M == 0x07)
/** \brief Get FPSCR
```

This function returns the current value of the Floating Point Status/Control register.

```
Floating Point Status/Control register value
   \return
 STATIC INLINE uint32 t get FPSCR(void)
#if ( FPU PRESENT == 1) && ( FPU USED == 1)
 register uint32_t __regfpscr __ASM("fpscr");
 return(__regfpscr);
#else
  return(0);
#endif
/** \brief Set FPSCR
   This function assigns the given value to the Floating Point
Status/Control register.
                fpscr Floating Point Status/Control value to set
   \param [in]
 _STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
#if ( FPU PRESENT == 1) && ( <math>FPU USED == 1)
 register uint32 t regfpscr ASM("fpscr");
  regfpscr = (fpscr);
#endif
#endif /* ( CORTEX M == 0 \times 04) || ( CORTEX M == 0 \times 07) */
#elif defined ( GNUC ) /*----- GNU Compiler ------
----*/
/* GNU gcc specific functions */
/** \brief Enable IRQ Interrupts
 This function enables IRQ interrupts by clearing the I-bit in the CPSR.
 Can only be executed in Privileged modes.
__attribute__( ( always_inline ) ) __STATIC INLINE void
 _enable_irq(void)
   _ASM volatile ("cpsie i" : : : "memory");
/** \brief Disable IRQ Interrupts
 This function disables IRQ interrupts by setting the I-bit in the CPSR.
 Can only be executed in Privileged modes.
__attribute__( ( always_inline ) ) __STATIC INLINE void
disable irq(void)
 \_ASM volatile ("cpsid i" : : : "memory");
```

```
/** \brief Get Control Register
   This function returns the content of the Control Register.
   \return
                        Control Register value
 get CONTROL(void)
 uint32 t result;
  ASM volatile ("MRS %0, control" : "=r" (result) );
 return(result);
}
/** \brief Set Control Register
   This function writes the given value to the Control Register.
   \param [in] control Control Register value to set
 _attribute__( ( always_inline ) ) __STATIC_INLINE void
 _set_CONTROL(uint32_t control)
 __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
/** \brief Get IPSR Register
   This function returns the content of the IPSR Register.
                        IPSR Register value
   \return
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
 _get_IPSR(void)
 uint32 t result;
  ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 return (result);
/** \brief Get APSR Register
   This function returns the content of the APSR Register.
   \return
                        APSR Register value
 attribute ( ( always inline ) ) STATIC INLINE uint32 t
 _get_APSR(void)
 uint32 t result;
  ASM volatile ("MRS %0, apsr" : "=r" (result) );
 return(result);
```

```
}
/** \brief Get xPSR Register
    This function returns the content of the xPSR Register.
                          xPSR Register value
    \return
 attribute ( ( always inline ) ) STATIC INLINE uint32 t
 _get_xPSR(void)
 uint32 t result;
  ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 return(result);
}
/** \brief Get Process Stack Pointer
    This function returns the current value of the Process Stack Pointer
(PSP).
                          PSP Register value
    \return
 attribute ( ( always inline ) ) STATIC INLINE uint32 t
_get_PSP(void)
 register uint32 t result;
  ASM volatile ("MRS %0, psp\n" : "=r" (result) );
 return(result);
/** \brief Set Process Stack Pointer
   This function assigns the given value to the Process Stack Pointer
(PSP).
    \param [in] topOfProcStack Process Stack Pointer value to set
 _attribute__( ( always_inline ) ) __STATIC_INLINE void
____, , arways_inline ) )
__set_PSP(uint32_t topOfProcStack)
{
   _ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
/** \brief Get Main Stack Pointer
   This function returns the current value of the Main Stack Pointer
(MSP).
                          MSP Register value
   \return
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
 get MSP(void)
```

```
register uint32 t result;
   ASM volatile ("MRS %0, msp\n" : "=r" (result) );
 return (result);
/** \brief Set Main Stack Pointer
   This function assigns the given value to the Main Stack Pointer
(MSP).
    \param [in]
                 topOfMainStack Main Stack Pointer value to set
__attribute__( ( always_inline ) ) __STATIC_INLINE void
 _set_MSP(uint32 t topOfMainStack)
   ASM volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) : "sp");
/** \brief Get Priority Mask
   This function returns the current state of the priority mask bit from
the Priority Mask Register.
                        Priority Mask value
    \return
 attribute ( ( always inline ) ) STATIC INLINE uint32 t
 _get_PRIMASK(void)
 uint32 t result;
  ASM volatile ("MRS %0, primask" : "=r" (result) );
 return(result);
}
/** \brief Set Priority Mask
   This function assigns the given value to the Priority Mask Register.
                 priMask Priority Mask
    \param [in]
 _attribute__( ( always_inline ) ) __STATIC_INLINE void
_set_PRIMASK(uint32_t priMask)
   ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
          ( CORTEX M \geq 0x03)
#if
/** \brief Enable FIO
   This function enables FIQ interrupts by clearing the F-bit in the
   Can only be executed in Privileged modes.
```

```
__attribute__( ( always_inline ) ) __STATIC_INLINE void
 _enable_fault_irq(void)
  __ASM volatile ("cpsie f" : : : "memory");
/** \brief Disable FIO
   This function disables FIQ interrupts by setting the F-bit in the
CPSR.
   Can only be executed in Privileged modes.
 attribute ( ( always inline ) ) STATIC INLINE void
 _disable_fault_irq(void)
  _ASM volatile ("cpsid f" : : : "memory");
/** \brief Get Base Priority
   This function returns the current value of the Base Priority
register.
   \return
                         Base Priority register value
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
 get BASEPRI(void)
 uint32 t result;
   ASM volatile ("MRS %0, basepri" : "=r" (result) );
 return (result);
/** \brief Set Base Priority
   This function assigns the given value to the Base Priority register.
    \param [in]
                 basePri Base Priority value to set
 _attribute__( ( always_inline ) ) __STATIC_INLINE void
_set_BASEPRI(uint32_t value)
   _ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
/** \brief Set Base Priority with condition
    This function assigns the given value to the Base Priority register
only if BASEPRI masking is disabled,
     or the new value increases the BASEPRI priority level.
    \param [in]
                 basePri Base Priority value to set
__attribute__( ( always_inline ) ) __STATIC_INLINE void
___set BASEPRI_MAX(uint32_t value)
```

```
ASM volatile ("MSR basepri max, %0" : : "r" (value) : "memory");
/** \brief Get Fault Mask
   This function returns the current value of the Fault Mask register.
                        Fault Mask register value
   \return
 attribute ( ( always inline ) ) STATIC INLINE uint32 t
get FAULTMASK(void)
 uint32 t result;
  ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 return(result);
}
/** \brief Set Fault Mask
   This function assigns the given value to the Fault Mask register.
   \param [in]
                 faultMask Fault Mask value to set
__attribute__( ( always_inline ) ) __STATIC_INLINE void
 set FAULTMASK(uint32 t faultMask)
   ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
\#endif /* ( CORTEX M >= 0x03) */
#if
          ( CORTEX M == 0x04) || ( CORTEX M == 0x07)
/** \brief Get FPSCR
   This function returns the current value of the Floating Point
Status/Control register.
                         Floating Point Status/Control register value
   \return
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
 _get_FPSCR(void)
#if (__FPU_PRESENT == 1) && ( FPU USED == 1)
 uint32 t result;
 /* Empty asm statement works as a scheduling barrier */
  __ASM volatile ("");
 __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
  ASM volatile ("");
 return (result);
#else
  return(0);
#endif
```

```
/** \brief Set FPSCR
   This function assigns the given value to the Floating Point
Status/Control register.
               fpscr Floating Point Status/Control value to set
   \param [in]
 attribute ( ( always inline ) ) STATIC INLINE void
 set_FPSCR(uint32 t fpscr)
\#if ( FPU PRESENT == 1) && ( FPU USED == 1)
 /* Empty asm statement works as a scheduling barrier */
 \_ASM volatile ("");
 __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc");
  ASM volatile ("");
#endif
\#endif /* ( CORTEX M == 0x04) || ( CORTEX M == 0x07) */
#elif defined ( ICCARM ) /*----- ICC Compiler -----
----*/
/* IAR iccarm specific functions */
#include <cmsis iar.h>
\#elif defined ( TMS470 ) /*----- TI CCS Compiler -----
____*/
/* TI CCS specific functions */
#include <cmsis ccs.h>
#elif defined ( TASKING ) /*---- TASKING Compiler ----
----*/
/* TASKING carm specific functions */
* The CMSIS functions have been implemented as intrinsics in the
* Please use "carm -?i" to get an up to date list of all intrinsics,
* Including the CMSIS ones.
* /
#elif defined ( CSMC ) /*----- COSMIC Compiler -----
____*/
/* Cosmic specific functions */
#include <cmsis csm.h>
#endif
/*@} end of CMSIS Core RegAccFunctions */
#endif /* CORE CMFUNC H */
* *
                        MKL25Z128FM4
     Processors:
                        MKL25Z128FT4
```

```
* *
                             MKL25Z128LH4
* *
                             MKL25Z128VLK4
* *
* *
       Compilers:
                            Keil ARM C/C++ Compiler
* *
                            Freescale C/C++ for Embedded ARM
* *
                             GNU C Compiler
* *
                             GNU C Compiler - CodeSourcery Sourcery G++
* *
                             IAR ANSI C/C++ Compiler for ARM
* *
* *
       Reference manual: KL25P80M48SF0RM, Rev.3, Sep 2012
* *
                            rev. 2.5, 2015-02-19
       Version:
* *
       Build:
                             b150220
* *
* *
       Abstract:
* *
           CMSIS Peripheral Access Layer for MKL25Z4
* *
* *
       Copyright (c) 1997 - 2015 Freescale Semiconductor, Inc.
* *
       All rights reserved.
* *
* *
       Redistribution and use in source and binary forms, with or without
modification,
       are permitted provided that the following conditions are met:
* *
* *
       o Redistributions of source code must retain the above copyright
notice, this list
        of conditions and the following disclaimer.
* *
**
       o Redistributions in binary form must reproduce the above
copyright notice, this
        list of conditions and the following disclaimer in the
documentation and/or
**
        other materials provided with the distribution.
* *
* *
      o Neither the name of Freescale Semiconductor, Inc. nor the names
of its
         contributors may be used to endorse or promote products derived
from this
* *
        software without specific prior written permission.
* *
**
       THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND
CONTRIBUTORS "AS IS" AND
       ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
THE IMPLIED
       WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
**
ARE
* *
       DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS
BE LIABLE FOR
       ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
CONSEQUENTIAL DAMAGES
       (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
SERVICES;
       LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
CAUSED AND ON
      ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR
TORT
       (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE
USE OF THIS
* *
       SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
* *
```

www.freescale.com

* *

http:

```
* *
      mail:
                           support@freescale.com
* *
      Revisions:
* *
      - rev. 1.0 (2012-06-13)
* *
          Initial version.
* *
      - rev. 1.1 (2012-06-21)
**
         Update according to reference manual rev. 1.
* *
      - rev. 1.2 (2012-08-01)
**
          Device type UARTLP changed to UARTO.
**
      - rev. 1.3 (2012-10-04)
* *
          Update according to reference manual rev. 3.
* *
      - rev. 1.4 (2012-11-22)
* *
          MCG module - bit LOLS in MCG S register renamed to LOLSO.
* *
          NV registers - bit EZPORT DIS in NV FOPT register removed.
**
      - rev. 1.5 (2013-04-05)
* *
          Changed start of doxygen comment.
**
      - rev. 2.0 (2013-10-29)
* *
          Register accessor macros added to the memory map.
* *
          Symbols for Processor Expert memory map compatibility added to
the memory map.
          Startup file for gcc has been updated according to CMSIS 3.2.
**
* *
          System initialization updated.
* *
      - rev. 2.1 (2014-07-16)
* *
          Module access macro module BASES replaced by module BASE PTRS.
* *
          System initialization and startup updated.
* *
      - rev. 2.2 (2014-08-22)
          System initialization updated - default clock config changed.
* *
      - rev. 2.3 (2014-08-28)
* *
          Update of startup files - possibility to override DefaultISR
added.
**
      - rev. 2.4 (2014-10-14)
**
          Interrupt INT LPTimer renamed to INT LPTMR0.
**
      - rev. 2.5 (2015-02-19)
* *
          Renamed interrupt vector LLW to LLWU.
* *
/*!
* @file MKL25Z4.h
* @version 2.5
 * @date 2015-02-19
 * @brief CMSIS Peripheral Access Layer for MKL25Z4
 * CMSIS Peripheral Access Layer for MKL25Z4
/* -----
-----
  -- MCU activation
----- */
/* Prevention from multiple including the same memory map */
#if !defined(MKL25Z4 H ) /* Check if memory map has not been already
included */
#define MKL25Z4 H
#define MCU MKL25Z4
```

```
/* Check if another memory map has not been also included */
#if (defined(MCU ACTIVE))
  #error MKL25Z4 memory map: There is already included another memory
map. Only one memory map can be included.
#endif /* (defined(MCU ACTIVE)) */
#define MCU ACTIVE
#include <stdint.h>
/** Memory map major version (memory maps with equal major version number
* compatible) */
#define MCU MEM MAP VERSION 0x0200u
/** Memory map minor version */
#define MCU MEM MAP VERSION MINOR 0x0005u
/* -----
  -- Interrupt vector numbers
---- */
/*!
 * @addtogroup Interrupt vector numbers Interrupt vector numbers
 * @ {
 */
/** Interrupt Number Definitions */
                                             /**< Number of
#define NUMBER_OF_INT_VECTORS 48
interrupts in the Vector table */
typedef enum IRQn {
 /* Core interrupts */
                                                /**< Non Maskable
 NonMaskableInt IRQn
                            = -14
Interrupt */
 HardFault IRQn
                             = -13,
                                                 /**< Cortex-M0 SV Hard
Fault Interrupt */
 SVCall_IRQn
                             = -5,
                                                 /**< Cortex-M0 SV Call
Interrupt */
                                                /**< Cortex-M0 Pend SV
 PendSV IRQn
                             = -2,
Interrupt */
                                                 /**< Cortex-M0 System
 SysTick IRQn
                            = -1,
Tick Interrupt */
  /* Device specific interrupts */
 DMA0 IRQn
                             = 0,
                                                 /**< DMA channel 0
transfer complete */
 DMA1 IRQn
                             = 1,
                                                 /**< DMA channel 1
transfer complete */
 DMA2 IRQn
                             = 2,
                                                 /**< DMA channel 2
transfer complete */
                             = 3,
                                                 /**< DMA channel 3
 DMA3 IRQn
transfer complete */
 Reserved20_IRQn
                             = 4,
                                                 /**< Reserved
interrupt */
 FTFA IRQn
                             = 5,
                                                /**< Command complete
and read collision */
 LVD LVW IRQn
                              = 6,
                                                /**< Low-voltage
detect, low-voltage warning */
```

```
LLWU IRQn
                           = 7,
                                              /**< Low leakage
wakeup Unit */
 I2CO_IRQn
                            = 8,
                                               /**< I2C0 interrupt */
 I2C1_IRQn
                            = 9,
                                               /**< I2C1 interrupt */
                                               /**< SPIO single
 SPI0 IRQn
                            = 10,
interrupt vector for all sources */
                                               /**< SPI1 single
            = 11,
interrupt vector for all sources */
 UARTO IRQn
                            = 12,
                                               /**< UARTO status and
error *\overline{/}
 UART1 IRQn
                                               /**< UART1 status and
                           = 13,
error */
 UART2 IRQn
                                               /**< UART2 status and
                           = 14,
error */
 ADC0 IRQn
                                               /**< ADC0 interrupt */
                            = 15,
                                              /**< CMP0 interrupt */
 CMP0 IRQn
                            = 16,
                            = 17,
                                               /**< TPMO single
 TPM0 IRQn
interrupt vector for all sources */
                                              /**< TPM1 single
                           = 18,
 TPM1 IRQn
interrupt vector for all sources */
                                              /**< TPM2 single
 TPM2 IRQn
                            = 19,
interrupt vector for all sources */
                                              /**< RTC alarm */
                           = 20,
 RTC IRQn
 RTC Seconds_IRQn
                                              /**< RTC seconds */
                            = 21,
                           = 22,
 PIT IRQn
                                              /**< PIT interrupt */</pre>
                                              /**< Reserved
 Reserved39 IRQn
                           = 23,
interrupt */
                         = 24,
 USB0 IRQn
                                              /**< USB0 interrupt */
                            = 25,
                                              /**< DAC0 interrupt */
 DAC0 IRQn
 TSIO_IRQn
                                              /**< TSIO interrupt */
                            = 26,
 MCG IRQn
                            = 27,
                                              /**< MCG interrupt */</pre>
                                              /**< LPTMR0 interrupt
 LPTMR0 IRQn
                            = 28,
                           = 29,
                                              /**< Reserved
 Reserved45 IRQn
interrupt */
                           = 30,
                                              /**< PORTA Pin detect
 PORTA IRQn
 PORTD_IRQn
                           = 31
                                               /**< PORTD Pin detect
} IRQn_Type;
/*!
* @ }
 */ /* end of group Interrupt vector numbers */
  -- Cortex MO Core Configuration
  ______
---- */
* @addtogroup Cortex Core Configuration Cortex MO Core Configuration
 * @ {
 * /
#define CMOPLUS REV
                                   0x0000 /**< Core revision r0p0
```

```
#define MPU PRESENT
                                 0
                                         /**< Defines if an MPU
is present or not */
#define __VTOR_PRESENT
                                1
                                         /**< Defines if an MPU
is present or not */
#define NVIC PRIO BITS
                                2
                                         /**< Number of priority
bits implemented in the NVIC */
                                          /**< Vendor specific
#define Vendor SysTickConfig
                                0
implementation of SysTickConfig is defined */
#include "core cm0plus.h"
                                /* Core Peripheral Access Layer */
#include "system_MKL25Z4.h"
                                /* Device specific configuration
file */
/ * !
* @ }
*/ /* end of group Cortex Core Configuration */
/* -----
_____
  -- Device Peripheral Access Layer
----- */
 * @addtogroup Peripheral access layer Device Peripheral Access Layer
* @ {
 */
** Start of section using anonymous unions
#if defined( ARMCC VERSION)
 #pragma push
 #pragma anon_unions
#elif defined(__CWCC__)
 #pragma push
 #pragma cpp extensions on
#elif defined( GNUC )
 /* anonymous unions are enabled by default */
#elif defined( IAR SYSTEMS ICC )
 #pragma language=extended
#else
 #error Not supported compiler type
#endif
/* -----
  -- ADC Peripheral Access Layer
  ______
----- */
* @addtogroup ADC Peripheral Access Layer ADC Peripheral Access Layer
* @ {
* /
/** ADC - Register Layout Typedef */
```

```
typedef struct {
  IO uint32 t SC1[2];
                                                 /**< ADC Status and
Control Registers 1, array offset: 0x0, array step: 0x4 */
                                                 /**< ADC Configuration
  __IO uint32_t CFG1;
Register 1, offset: 0x8 */
  IO uint32 t CFG2;
                                                 /**< ADC Configuration
Register 2, offset: 0xC */
  I uint32 t R[2];
                                                 /**< ADC Data Result
Register, array offset: 0x10, array step: 0x4 */
  IO uint32 t CV1;
                                                 /**< Compare Value
Registers, offset: 0x18 */
  ___IO uint32_t CV2;
                                                 /**< Compare Value
Registers, offset: 0x1C */
  IO uint32 t SC2;
                                                /**< Status and
Control Register 2, offset: 0x20 */
  IO uint32 t SC3;
                                                /**< Status and
Control Register 3, offset: 0x24 */
  IO uint32 t OFS;
                                                /**< ADC Offset
Correction Register, offset: 0x28 */
                                                 /**< ADC Plus-Side
  IO uint32 t PG;
Gain Register, offset: 0x2C */
  IO uint32 t MG;
                                                 /**< ADC Minus-Side
Gain Register, offset: 0x30 */
  IO uint32 t CLPD;
                                                 /**< ADC Plus-Side
General Calibration Value Register, offset: 0x34 */
  IO uint32 t CLPS;
                                                 /**< ADC Plus-Side
General Calibration Value Register, offset: 0x38 */
  IO uint32 t CLP4;
                                                 /**< ADC Plus-Side
General Calibration Value Register, offset: 0x3C */
                                                 /**< ADC Plus-Side
   IO uint32 t CLP3;
General Calibration Value Register, offset: 0x40 */
  IO uint32 t CLP2;
                                                 /**< ADC Plus-Side
General Calibration Value Register, offset: 0x44 */
                                                 /**< ADC Plus-Side
  IO uint32 t CLP1;
General Calibration Value Register, offset: 0x48 */
                                                 /**< ADC Plus-Side
  IO uint32 t CLP0;
General Calibration Value Register, offset: 0x4C */
      uint8_t RESERVED_0[4];
   IO uint32_t CLMD;
                                                 /**< ADC Minus-Side
General Calibration Value Register, offset: 0x54 */
                                                 /**< ADC Minus-Side
  IO uint32 t CLMS;
General Calibration Value Register, offset: 0x58 */
                                                 /**< ADC Minus-Side
  IO uint32 t CLM4;
General Calibration Value Register, offset: 0x5C */
  IO uint32 t CLM3;
                                                 /**< ADC Minus-Side
General Calibration Value Register, offset: 0x60 */
                                                 /**< ADC Minus-Side
  IO uint32 t CLM2;
General Calibration Value Register, offset: 0x64 */
  IO uint32 t CLM1;
                                                 /**< ADC Minus-Side
General Calibration Value Register, offset: 0x68 */
                                                 /**< ADC Minus-Side
  IO uint32 t CLM0;
General Calibration Value Register, offset: 0x6C */
} ADC Type, *ADC MemMapPtr;
/* -----
  -- ADC - Register accessor macros
---- */
```

```
* @addtogroup ADC Register Accessor Macros ADC - Register accessor
macros
 * @ {
*/
/* ADC - Register accessors */
#define ADC SC1 REG(base,index)
                                                 ((base) ->SC1[index])
#define ADC SC1 COUNT
#define ADC_CFG1_REG(base)
                                                 ((base) ->CFG1)
#define ADC_CFG2_REG(base)
                                                  ((base) ->CFG2)
#define ADC_R_REG(base,index)
                                                 ((base) ->R[index])
#define ADC R COUNT
#define ADC CV1 REG(base)
                                                 ((base)->CV1)
#define ADC CV2 REG(base)
                                                  ((base) ->CV2)
#define ADC SC2 REG(base)
                                                  ((base) -> SC2)
#define ADC SC3_REG(base)
                                                  ((base) ->SC3)
#define ADC OFS REG(base)
                                                  ((base) ->OFS)
#define ADC_PG_REG(base)
                                                  ((base) ->PG)
#define ADC_MG_REG(base)
                                                 ((base)->MG)
#define ADC CLPD REG(base)
                                                 ((base)->CLPD)
#define ADC CLPS REG(base)
                                                 ((base) ->CLPS)
#define ADC CLP4 REG(base)
                                                 ((base) ->CLP4)
#define ADC CLP3 REG(base)
                                                  ((base) ->CLP3)
#define ADC CLP2 REG(base)
                                                  ((base) ->CLP2)
#define ADC CLP1 REG(base)
                                                  ((base) ->CLP1)
#define ADC CLP0_REG(base)
                                                  ((base) ->CLP0)
#define ADC_CLMD_REG(base)
                                                  ((base)->CLMD)
#define ADC_CLMS_REG(base)
                                                 ((base)->CLMS)
#define ADC CLM4 REG(base)
                                                 ((base) ->CLM4)
#define ADC CLM3 REG(base)
                                                 ((base) ->CLM3)
#define ADC CLM2 REG(base)
                                                 ((base) ->CLM2)
#define ADC CLM1 REG(base)
                                                  ((base) ->CLM1)
#define ADC CLM0 REG(base)
                                                  ((base) ->CLM0)
/*!
 * @ }
 */ /* end of group ADC Register Accessor Macros */
/* -----
   -- ADC Register Masks
____ */
/*!
 * @addtogroup ADC Register Masks ADC Register Masks
 * @ {
 */
/* SC1 Bit Fields */
#define ADC_SC1_ADCH_MASK
                                                 0x1Fu
#define ADC_SC1_ADCH_SHIFT
                                                 \cap
#define ADC_SC1_ADCH_WIDTH
#define ADC SC1 ADCH(x)
(((uint32 t)(((uint32 t)(x)) << ADC SC1 ADCH SHIFT))&ADC SC1 ADCH MASK)
#define ADC SC1 DIFF MASK
                                                 0x20u
#define ADC SC1 DIFF SHIFT
                                                  5
```

```
#define ADC SC1 DIFF WIDTH
                                                   1
#define ADC SC1 DIFF(x)
(((uint32_t)(((uint32_t)(x)) << ADC_SC1_DIFF_SHIFT)) & ADC_SC1_DIFF_MASK)
#define ADC_SC1_AIEN_MASK
                                                   0x40u
#define ADC SC1 AIEN SHIFT
                                                   6
#define ADC SC1 AIEN WIDTH
                                                   1
#define ADC SC1 AIEN(x)
(((uint32 t)(((uint32 t)(x)) << ADC SC1 AIEN SHIFT))&ADC SC1 AIEN MASK)
#define ADC SC1 COCO MASK
                                                   0x8011
#define ADC SC1 COCO SHIFT
                                                   7
#define ADC_SC1_COCO_WIDTH
                                                   1
#define ADC_SC1 COCO(x)
(((uint32 t)(((uint32 t)(x)) << ADC SC1 COCO SHIFT)) & ADC SC1 COCO MASK)
/* CFG1 Bit Fields */
#define ADC CFG1 ADICLK MASK
                                                   0x3u
#define ADC CFG1 ADICLK SHIFT
                                                   0
#define ADC CFG1 ADICLK WIDTH
#define ADC CFG1 ADICLK(x)
(((uint32 t)(((uint32 t)(x)) << ADC CFG1 ADICLK SHIFT)) & ADC CFG1 ADICLK MAS
#define ADC CFG1 MODE MASK
                                                   0xCu
#define ADC CFG1 MODE SHIFT
                                                   2
#define ADC CFG1 MODE WIDTH
#define ADC CFG1 MODE(x)
(((uint32 t)(((uint32 t)(x)) << ADC CFG1 MODE SHIFT))&ADC CFG1 MODE MASK)
#define ADC CFG1 ADLSMP MASK
                                                   0x10u
#define ADC CFG1 ADLSMP SHIFT
                                                   4
#define ADC CFG1 ADLSMP WIDTH
                                                   1
#define ADC CFG1 ADLSMP(x)
(((uint32_t)(((uint32_t)(x)) << ADC\ CFG1\ ADLSMP\ SHIFT)) \&ADC\ CFG1\ ADLSMP\ MAS
K)
#define ADC CFG1 ADIV MASK
                                                   0x60u
#define ADC CFG1 ADIV SHIFT
                                                   5
#define ADC CFG1 ADIV WIDTH
#define ADC CFG1 ADIV(x)
(((uint32 t)(((uint32 t)(x)) << ADC CFG1 ADIV SHIFT))&ADC CFG1 ADIV MASK)
#define ADC_CFG1_ADLPC_MASK
                                                   0x80u
#define ADC_CFG1_ADLPC_SHIFT
#define ADC_CFG1_ADLPC_WIDTH
                                                   1
#define ADC CFG1 ADLPC(x)
(((uint32 t) (((uint32 t)(x)) << ADC CFG1 ADLPC SHIFT)) & ADC CFG1 ADLPC MASK)
/* CFG2 Bit Fields */
#define ADC CFG2 ADLSTS MASK
                                                   0x3u
#define ADC CFG2 ADLSTS SHIFT
                                                   \cap
#define ADC_CFG2_ADLSTS_WIDTH
                                                   2
#define ADC_CFG2_ADLSTS(x)
(((uint32 t)(((uint32 t)(x)) << ADC CFG2 ADLSTS SHIFT)) & ADC CFG2 ADLSTS MAS
K)
#define ADC CFG2 ADHSC MASK
                                                   0x4u
#define ADC CFG2 ADHSC SHIFT
                                                   2
#define ADC_CFG2_ADHSC_WIDTH
#define ADC CFG2 ADHSC(x)
(((uint32 t)(((uint32 t)(x)) << ADC CFG2 ADHSC SHIFT)) & ADC CFG2 ADHSC MASK)
#define ADC_CFG2_ADACKEN_MASK
                                                   0x8u
#define ADC_CFG2_ADACKEN_SHIFT
                                                   3
#define ADC CFG2 ADACKEN WIDTH
#define ADC CFG2 ADACKEN(x)
(((uint32 t)(((uint32 t)(x)) << ADC CFG2 ADACKEN SHIFT)) & ADC CFG2 ADACKEN M
ASK)
#define ADC CFG2 MUXSEL MASK
                                                   0x10u
```

```
#define ADC CFG2 MUXSEL SHIFT
                                                   4
#define ADC CFG2 MUXSEL WIDTH
                                                   1
#define ADC_CFG2_MUXSEL(x)
(((uint32 t)(((uint32 t)(x)) << ADC CFG2 MUXSEL SHIFT)) & ADC CFG2 MUXSEL MAS
K)
/* R Bit Fields */
#define ADC R D MASK
                                                   0xFFFFu
#define ADC R D SHIFT
#define ADC R D WIDTH
                                                   16
#define ADC R D(x)
(((uint32 t)(((uint32 t)(x)) << ADC R D SHIFT)) & ADC R D MASK)
/* CV1 Bit Fields */
#define ADC CV1 CV MASK
                                                   0xFFFFu
#define ADC CV1 CV SHIFT
                                                   \cap
#define ADC CV1 CV WIDTH
                                                   16
\#define ADC CV1 CV(x)
(((uint32_t)(((uint32_t)(x)) << ADC_CV1_CV_SHIFT)) & ADC_CV1_CV_MASK)
/* CV2 Bit Fields */
#define ADC CV2 CV MASK
                                                   0xFFFFu
#define ADC CV2 CV SHIFT
                                                   0
#define ADC_CV2_CV_WIDTH
                                                   16
#define ADC CV2 CV(x)
(((uint32 t)(((uint32 t)(x)) << ADC CV2 CV SHIFT)) & ADC CV2 CV MASK)
/* SC2 Bit Fields */
#define ADC SC2 REFSEL MASK
                                                   0x3u
#define ADC SC2 REFSEL SHIFT
                                                   0
#define ADC SC2 REFSEL WIDTH
                                                   2
#define ADC SC2 REFSEL(x)
(((uint32 t)(((uint32 t)(x)) << ADC SC2 REFSEL SHIFT)) & ADC SC2 REFSEL MASK)
#define ADC SC2 DMAEN MASK
                                                   0x4u
#define ADC SC2 DMAEN SHIFT
                                                   2
#define ADC SC2 DMAEN WIDTH
#define ADC SC2 DMAEN(x)
(((uint32\_t)(((uint32\_t)(x)) << ADC\_SC2\_DMAEN\_SHIFT)) \& ADC\_SC2\_DMAEN\_MASK)
#define ADC SC2 ACREN MASK
                                                   0x8u
#define ADC SC2 ACREN SHIFT
                                                    3
#define ADC_SC2_ACREN_WIDTH
                                                    1
#define ADC_SC2_ACREN(x)
(((uint32 t)(((uint32 t)(x)) << ADC SC2 ACREN SHIFT))&ADC SC2 ACREN MASK)
#define ADC SC2 ACFGT MASK
                                                   0x10u
#define ADC SC2 ACFGT SHIFT
                                                    4
#define ADC SC2 ACFGT WIDTH
                                                    1
#define ADC SC2 ACFGT(x)
(((uint32 t)(((uint32 t)(x)) << ADC SC2 ACFGT SHIFT))&ADC SC2 ACFGT MASK)
#define ADC_SC2_ACFE_MASK
                                                   0x20u
#define ADC_SC2_ACFE_SHIFT
                                                   5
#define ADC_SC2_ACFE_WIDTH
#define ADC SC2 ACFE(x)
(((uint32 t)(((uint32 t)(x)) << ADC_SC2_ACFE_SHIFT)) & ADC_SC2_ACFE_MASK)
#define ADC SC2 ADTRG MASK
                                                   0x40u
#define ADC SC2 ADTRG SHIFT
                                                    6
#define ADC SC2 ADTRG WIDTH
                                                   1
#define ADC SC2 ADTRG(x)
(((uint32 t)(((uint32 t)(x)) << ADC SC2 ADTRG SHIFT))&ADC SC2 ADTRG MASK)
#define ADC SC2 ADACT MASK
                                                   0x80u
#define ADC SC2 ADACT SHIFT
                                                   7
                                                   1
#define ADC SC2 ADACT WIDTH
#define ADC SC2 ADACT(x)
(((uint32 t)(((uint32 t)(x))<<ADC SC2 ADACT SHIFT))&ADC SC2 ADACT MASK)
/* SC3 Bit Fields */
```

```
#define ADC SC3 AVGS MASK
                                                   0x3u
#define ADC SC3 AVGS SHIFT
                                                   \cap
#define ADC_SC3_AVGS_WIDTH
                                                   2
#define ADC_SC3_AVGS(x)
(((uint32 t)(((uint32 t)(x))<<ADC SC3 AVGS SHIFT))&ADC SC3 AVGS MASK)
#define ADC SC3 AVGE MASK
                                                   0x4u
                                                   2
#define ADC SC3 AVGE SHIFT
#define ADC SC3 AVGE WIDTH
#define ADC SC3 AVGE(x)
(((uint32 t)(((uint32 t)(x))<<ADC SC3 AVGE SHIFT))&ADC SC3 AVGE MASK)
#define ADC SC3 ADCO MASK
                                                   0 \times 811
#define ADC_SC3_ADCO_SHIFT
                                                   3
#define ADC_SC3_ADCO_WIDTH
#define ADC SC3 ADCO(x)
(((uint32 t)(((uint32 t)(x))<<ADC SC3 ADCO SHIFT))&ADC SC3 ADCO MASK)
#define ADC SC3 CALF MASK
                                                   0x40u
#define ADC SC3 CALF SHIFT
                                                   6
#define ADC SC3 CALF WIDTH
                                                   1
#define ADC SC3 CALF(x)
(((uint32 t)(((uint32 t)(x)) << ADC SC3 CALF SHIFT))&ADC SC3 CALF MASK)
#define ADC SC3 CAL MASK
                                                   0x80u
                                                   7
#define ADC SC3 CAL SHIFT
#define ADC SC3 CAL WIDTH
                                                   1
\#define ADC SC3 CAL(x)
(((uint32 t)(((uint32 t)(x))<<ADC SC3 CAL SHIFT))&ADC SC3 CAL MASK)
/* OFS Bit Fields */
#define ADC OFS OFS MASK
                                                   0xFFFFu
#define ADC OFS_OFS_SHIFT
                                                   0
#define ADC OFS OFS WIDTH
                                                   16
#define ADC OFS OFS(x)
(((uint32 t)(((uint32 t)(x)) << ADC OFS OFS SHIFT)) & ADC OFS OFS MASK)
/* PG Bit Fields */
#define ADC PG PG MASK
                                                   0xFFFFu
#define ADC PG PG SHIFT
                                                   0
#define ADC_PG_PG_WIDTH
                                                   16
#define ADC PG PG(x)
(((uint32 t)(((uint32 t)(x))<<ADC PG PG SHIFT))&ADC PG PG MASK)
/* MG Bit Fields */
#define ADC MG MG MASK
                                                   0xFFFFu
                                                   0
#define ADC MG MG SHIFT
#define ADC MG MG WIDTH
                                                   16
#define ADC MG MG(x)
(((uint32 t)(((uint32 t)(x)) << ADC MG MG SHIFT)) & ADC MG MG MASK)
/* CLPD Bit Fields */
#define ADC_CLPD_CLPD_MASK
                                                   0x3Fu
#define ADC_CLPD_CLPD_SHIFT
                                                   0
#define ADC_CLPD_CLPD_WIDTH
#define ADC CLPD CLPD(x)
(((uint32 t)(((uint32 t)(x)) << ADC CLPD CLPD SHIFT)) & ADC CLPD CLPD MASK)
/* CLPS Bit Fields */
#define ADC CLPS CLPS MASK
                                                   0 \times 3 F11
#define ADC CLPS CLPS SHIFT
                                                   0
#define ADC_CLPS_CLPS_WIDTH
                                                   6
#define ADC_CLPS_CLPS(x)
(((uint32 t)(((uint32 t)(x)) << ADC CLPS CLPS SHIFT))&ADC CLPS CLPS MASK)
/* CLP4 Bit Fields */
#define ADC CLP4 CLP4 MASK
                                                   0x3FFu
#define ADC CLP4 CLP4 SHIFT
                                                   0
#define ADC CLP4 CLP4 WIDTH
                                                   10
```

```
#define ADC CLP4 CLP4(x)
(((uint32 t)(((uint32 t)(x)) << ADC CLP4 CLP4 SHIFT)) & ADC CLP4 CLP4 MASK)
/* CLP3 Bit Fields */
#define ADC_CLP3_CLP3_MASK
                                                    0x1FFu
#define ADC CLP3 CLP3 SHIFT
                                                    0
                                                    9
#define ADC CLP3 CLP3 WIDTH
#define ADC CLP3 CLP3(x)
(((uint32 t)(((uint32 t)(x)) << ADC CLP3 CLP3 SHIFT)) & ADC CLP3 CLP3 MASK)
/* CLP2 Bit Fields */
#define ADC_CLP2_CLP2_MASK
#define ADC_CLP2_CLP2_SHIFT
                                                    0xFFu
                                                    0
#define ADC_CLP2_CLP2_WIDTH
                                                    8
#define ADC CLP2 CLP2(x)
(((uint32 t)(((uint32 t)(x))<<ADC CLP2 CLP2 SHIFT))&ADC CLP2 CLP2 MASK)
/* CLP1 Bit Fields */
#define ADC CLP1 CLP1 MASK
                                                    0x7Fu
#define ADC CLP1 CLP1 SHIFT
                                                    0
#define ADC CLP1 CLP1 WIDTH
                                                    7
#define ADC CLP1 CLP1(x)
(((uint32 t)(((uint32 t)(x)) << ADC CLP1 CLP1 SHIFT))&ADC CLP1 CLP1 MASK)
/* CLPO Bit Fields */
#define ADC CLP0 CLP0 MASK
                                                    0 \times 3 F11
#define ADC CLP0 CLP0 SHIFT
                                                    \cap
#define ADC CLP0 CLP0 WIDTH
                                                    6
#define ADC CLP0 CLP0(x)
(((uint32 t)(((uint32 t)(x)) << ADC CLPO CLPO SHIFT)) & ADC CLPO CLPO MASK)
/* CLMD Bit Fields */
#define ADC_CLMD_CLMD_MASK
                                                    0x3Fu
#define ADC CLMD CLMD SHIFT
                                                    0
#define ADC_CLMD_CLMD_WIDTH
#define ADC CLMD CLMD(x)
(((uint32 t)(((uint32 t)(x)) << ADC CLMD CLMD SHIFT))&ADC CLMD CLMD MASK)
/* CLMS Bit Fields */
#define ADC CLMS CLMS MASK
                                                    0x3Fu
#define ADC CLMS CLMS SHIFT
                                                    0
#define ADC CLMS CLMS WIDTH
                                                    6
#define ADC_CLMS_CLMS(x)
(((uint32_t)(((uint32_t)(x))<<ADC_CLMS_CLMS_SHIFT))&ADC_CLMS_CLMS_MASK)
/* CLM4 Bit Fields */
#define ADC CLM4 CLM4 MASK
                                                    0x3FFu
#define ADC CLM4 CLM4 SHIFT
                                                    0
#define ADC CLM4 CLM4 WIDTH
                                                    10
#define ADC CLM4 CLM4(x)
(((uint32 t)(((uint32 t)(x)) << ADC CLM4 CLM4 SHIFT))&ADC CLM4 CLM4 MASK)
/* CLM3 Bit Fields */
#define ADC_CLM3_CLM3_MASK
                                                    0x1FFu
                                                    0
#define ADC CLM3 CLM3 SHIFT
                                                    9
#define ADC CLM3 CLM3 WIDTH
#define ADC CLM3 CLM3(x)
(((uint32 t)(((uint32 t)(x)) << ADC CLM3 CLM3 SHIFT)) & ADC CLM3 CLM3 MASK)
/* CLM2 Bit Fields */
#define ADC CLM2 CLM2 MASK
                                                    0xFFu
#define ADC_CLM2_CLM2_SHIFT
                                                    0
#define ADC_CLM2_CLM2_WIDTH
                                                    8
#define ADC CLM2 CLM2(x)
(((uint32 t) (((uint32 t)(x)) << ADC CLM2 CLM2 SHIFT)) & ADC CLM2 CLM2 MASK)
/* CLM1 Bit Fields */
#define ADC CLM1 CLM1 MASK
                                                    0x7Fu
#define ADC CLM1 CLM1 SHIFT
                                                    0
                                                    7
#define ADC CLM1 CLM1 WIDTH
```

```
#define ADC CLM1 CLM1(x)
(((uint32 t)(((uint32 t)(x)) << ADC CLM1 CLM1 SHIFT))&ADC CLM1 CLM1 MASK)
/* CLMO Bit Fields */
#define ADC_CLM0_CLM0_MASK
                                                0x3Fu
#define ADC CLM0 CLM0 SHIFT
                                                0
#define ADC CLM0 CLM0 WIDTH
                                                 6
#define ADC CLM0 CLM0(x)
(((uint32 t)(((uint32 t)(x)) << ADC CLM0 CLM0 SHIFT))&ADC CLM0 CLM0 MASK)
/*!
* @}
 */ /* end of group ADC Register Masks */
/* ADC - Peripheral instance base addresses */
/** Peripheral ADCO base address */
#define ADC0 BASE
                                                 (0x4003B000u)
/** Peripheral ADCO base pointer */
                                                 ((ADC Type *)ADC0_BASE)
#define ADC0
#define ADC0 BASE PTR
                                                 (ADC0)
/** Array initializer of ADC peripheral base addresses */
                                                { ADCO BASE }
#define ADC BASE ADDRS
/** Array initializer of ADC peripheral base pointers */
#define ADC BASE PTRS
_____
   -- ADC - Register accessor macros
   ______
---- */
/*!
 * @addtogroup ADC Register Accessor Macros ADC - Register accessor
macros
* @ {
 */
/* ADC - Register instance definitions */
/* ADC0 */
#define ADC0 SC1A
                                                ADC SC1 REG(ADC0,0)
#define ADC0 SC1B
                                                ADC SC1 REG(ADC0,1)
                                                ADC CFG1 REG(ADC0)
#define ADC0 CFG1
                                                ADC CFG2 REG(ADC0)
#define ADC0 CFG2
#define ADC0 RA
                                                ADC_R_REG(ADC0,0)
#define ADC0 RB
                                                ADC_R_REG(ADC0,1)
#define ADC0 CV1
                                                ADC CV1 REG(ADC0)
#define ADC0 CV2
                                                ADC CV2 REG(ADC0)
#define ADC0 SC2
                                                ADC SC2 REG(ADC0)
#define ADC0 SC3
                                                ADC SC3 REG(ADC0)
#define ADC0 OFS
                                                ADC OFS REG(ADC0)
#define ADCO PG
                                                ADC PG REG(ADC0)
                                                ADC MG REG(ADC0)
#define ADC0 MG
#define ADCO_CLPD
                                                ADC_CLPD REG(ADC0)
#define ADC0 CLPS
                                                ADC_CLPS_REG(ADC0)
#define ADC0 CLP4
                                                ADC CLP4 REG(ADC0)
#define ADC0 CLP3
                                                ADC CLP3 REG(ADC0)
#define ADC0 CLP2
                                                ADC CLP2 REG(ADC0)
#define ADC0 CLP1
                                                ADC CLP1 REG(ADC0)
#define ADC0 CLP0
                                                ADC CLP0 REG(ADC0)
```

```
#define ADC0 CLMD
                                           ADC CLMD REG(ADC0)
#define ADC0_CLMS
                                           ADC_CLMS_REG(ADC0)
                                           ADC_CLM4_REG(ADC0)
#define ADC0_CLM4
#define ADC0_CLM3
                                           ADC_CLM3_REG(ADC0)
#define ADC0 CLM2
                                           ADC CLM2 REG(ADC0)
#define ADC0 CLM1
                                           ADC CLM1 REG(ADC0)
#define ADC0 CLM0
                                           ADC CLM0 REG(ADC0)
/* ADC - Register array accessors */
#define ADC0 SC1(index)
                                           ADC SC1 REG(ADC0, index)
#define ADC0 R (index)
                                           ADC R REG(ADC0, index)
/*!
* @}
*/ /* end of group ADC Register Accessor Macros */
/*!
* @ }
*/ /* end of group ADC Peripheral Access Layer */
/* -----
  -- CMP Peripheral Access Layer
---- */
* @addtogroup CMP Peripheral Access Layer CMP Peripheral Access Layer
* @ {
*/
/** CMP - Register Layout Typedef */
typedef struct {
 __IO uint8_t CR0;
                                             /**< CMP Control
Register 0, offset: 0x0 */
 __IO uint8_t CR1;
                                             /**< CMP Control
Register 1, offset: 0x1 */
 IO uint8 t FPR;
                                             /**< CMP Filter Period
Register, offset: 0x2 */
 IO uint8 t SCR;
                                            /**< CMP Status and
Control Register, offset: 0x3 */
 IO uint8 t DACCR;
                                            /**< DAC Control
Register, offset: 0x4 */
 __IO uint8_t MUXCR;
                                             /**< MUX Control
Register, offset: 0x5 */
} CMP Type, *CMP MemMapPtr;
/* -----
  -- CMP - Register accessor macros
  _______
---- */
/*!
* @addtogroup CMP Register Accessor Macros CMP - Register accessor
macros
* @ {
*/
```

```
/* CMP - Register accessors */
                                                 ((base)->CR0)
#define CMP_CR0_REG(base)
#define CMP CR1 REG(base)
                                                 ((base) ->CR1)
#define CMP FPR REG(base)
                                                 ((base)->FPR)
#define CMP SCR REG(base)
                                                 ((base)->SCR)
#define CMP DACCR REG(base)
                                                 ((base) ->DACCR)
#define CMP MUXCR REG(base)
                                                 ((base)->MUXCR)
/ * !
* @ }
*/ /* end of group CMP Register Accessor Macros */
/* -----
  -- CMP Register Masks
---- */
/*!
* @addtogroup CMP Register Masks CMP Register Masks
*/
/* CRO Bit Fields */
#define CMP CR0 HYSTCTR MASK
                                                 0x3u
#define CMP CRO HYSTCTR SHIFT
#define CMP CRO HYSTCTR WIDTH
#define CMP CRO HYSTCTR(x)
(((uint8 t)(((uint8 t)(x)) << CMP CRO HYSTCTR SHIFT)) & CMP CRO HYSTCTR MASK)
#define CMP CRO FILTER CNT MASK
                                             0x70u
#define CMP CRO FILTER CNT SHIFT
#define CMP CRO FILTER CNT WIDTH
                                                 3
#define CMP CR0 FILTER CNT(x)
(((uint8 t)(((uint8 t)(x)) << CMP CRO FILTER CNT SHIFT)) & CMP CRO FILTER CNT
MASK)
/* CR1 Bit Fields */
#define CMP CR1 EN MASK
                                                 0x1u
#define CMP CR1 EN SHIFT
                                                 0
#define CMP CR1 EN WIDTH
#define CMP CR1 EN(x)
(((uint8_t)(((uint8_t)(x)) << CMP_CR1_EN_SHIFT)) & CMP_CR1_EN_MASK)
#define CMP_CR1_OPE MASK
                                                 0x2u
#define CMP_CR1_OPE_SHIFT
                                                 1
#define CMP_CR1_OPE_WIDTH
#define CMP CR1 OPE(x)
(((uint8 t)(((uint8 t)(x)) << CMP CR1 OPE SHIFT)) & CMP CR1 OPE MASK)
#define CMP CR1 COS MASK
                                                 0x4u
#define CMP CR1 COS SHIFT
                                                 2
#define CMP CR1 COS WIDTH
#define CMP CR1 COS(x)
(((uint8_t)(((uint8_t)(x)) << CMP_CR1_COS_SHIFT)) & CMP_CR1_COS_MASK)
#define CMP_CR1_INV_MASK
                                                 0x811
#define CMP CR1 INV SHIFT
                                                 3
                                                 1
#define CMP CR1 INV WIDTH
#define CMP CR1 INV(x)
(((uint8 t)(((uint8 t)(x)) << CMP CR1 INV SHIFT))&CMP CR1 INV MASK)
#define CMP CR1 PMODE MASK
                                                 0 \times 1011
```

```
#define CMP CR1 PMODE SHIFT
                                                    4
#define CMP_CR1_PMODE_WIDTH
#define CMP_CR1_PMODE(x)
(((uint8 t)(((uint8 t)(x)) << CMP CR1 PMODE SHIFT)) & CMP CR1 PMODE MASK)
#define CMP CR1 TRIGM MASK
                                                    0 \times 2.011
#define CMP CR1 TRIGM SHIFT
                                                    5
                                                    1
#define CMP CR1 TRIGM WIDTH
#define CMP CR1 TRIGM(x)
(((uint8 t)(((uint8 t)(x)) << CMP CR1 TRIGM SHIFT)) & CMP CR1 TRIGM MASK)
#define CMP CR1 WE MASK
                                                    0x40u
#define CMP CR1 WE SHIFT
#define CMP_CR1_WE_WIDTH
                                                    1
#define CMP CR1 WE(x)
(((uint8 t)(((uint8 t)(x))<<CMP CR1 WE SHIFT))&CMP CR1 WE MASK)
#define CMP CR1 SE MASK
                                                    0x80u
#define CMP CR1 SE SHIFT
                                                    7
#define CMP CR1 SE WIDTH
#define CMP CR1 SE(x)
(((uint8 t)(((uint8 t)(x)) << CMP CR1 SE SHIFT)) & CMP CR1 SE MASK)
/* FPR Bit Fields */
#define CMP FPR FILT PER MASK
                                                    0xFFu
#define CMP_FPR_FILT_PER SHIFT
                                                    \cap
                                                    8
#define CMP FPR FILT PER WIDTH
#define CMP FPR FILT PER(x)
(((uint8 t)(((uint8 t)(x)) << CMP FPR FILT PER SHIFT)) & CMP FPR FILT PER MAS
/* SCR Bit Fields */
#define CMP SCR COUT MASK
                                                    0x1u
#define CMP SCR COUT SHIFT
                                                    0
#define CMP SCR COUT WIDTH
#define CMP SCR COUT(x)
(((uint8 t)(((uint8 t)(x)) << CMP SCR COUT SHIFT)) & CMP SCR COUT MASK)
#define CMP SCR CFF MASK
                                                    0x2u
#define CMP SCR CFF SHIFT
                                                    1
#define CMP SCR CFF WIDTH
                                                    1
#define CMP SCR CFF(x)
(((uint8 t)(((uint8 t)(x)) << CMP SCR CFF SHIFT)) & CMP SCR CFF MASK)
#define CMP_SCR_CFR_MASK
                                                    0x4u
#define CMP_SCR_CFR_SHIFT
                                                    2
                                                    1
#define CMP SCR CFR WIDTH
#define CMP SCR CFR(x)
(((uint8 t)(((uint8 t)(x))<<CMP SCR CFR SHIFT))&CMP SCR CFR MASK)
#define CMP SCR IEF MASK
                                                    0x8u
#define CMP_SCR_IEF_SHIFT
#define CMP_SCR_IEF_WIDTH
                                                    3
                                                    1
#define CMP_SCR_IEF(x)
(((uint8 t)(((uint8 t)(x)) << CMP SCR IEF SHIFT)) & CMP SCR IEF MASK)
#define CMP SCR IER MASK
                                                    0x10u
#define CMP SCR IER SHIFT
                                                    4
#define CMP SCR IER WIDTH
                                                    1
#define CMP SCR IER(x)
(((uint8 t)(((uint8 t)(x)) << CMP SCR IER SHIFT)) & CMP SCR IER MASK)
#define CMP SCR DMAEN MASK
                                                    0x40u
#define CMP_SCR_DMAEN_SHIFT
                                                    6
#define CMP SCR DMAEN WIDTH
                                                    1
#define CMP SCR DMAEN(x)
(((uint8 t)(((uint8 t)(x)) << CMP SCR DMAEN SHIFT)) & CMP SCR DMAEN MASK)
/* DACCR Bit Fields */
#define CMP DACCR VOSEL MASK
                                                    0x3Fu
#define CMP_DACCR_VOSEL_SHIFT
                                                    0
```

```
#define CMP DACCR VOSEL WIDTH
                                                 6
#define CMP DACCR VOSEL(x)
(((uint8 t)(((uint8 t)(x)) << CMP DACCR VOSEL SHIFT)) & CMP DACCR VOSEL MASK)
#define CMP_DACCR_VRSEL_MASK
                                                0x40u
#define CMP DACCR VRSEL SHIFT
#define CMP DACCR VRSEL WIDTH
                                                 1
#define CMP DACCR VRSEL(x)
(((uint8 t) (((uint8 t) (x)) << CMP DACCR VRSEL SHIFT)) & CMP DACCR VRSEL MASK)
#define CMP DACCR DACEN MASK
                                                0x80u
#define CMP_DACCR_DACEN_SHIFT #define CMP_DACCR_DACEN_WIDTH
                                                 1
#define CMP_DACCR_DACEN(x)
(((uint8 t)(((uint8 t)(x)) << CMP DACCR DACEN SHIFT)) & CMP DACCR DACEN MASK)
/* MUXCR Bit Fields */
#define CMP MUXCR MSEL MASK
                                                 0x7u
#define CMP MUXCR MSEL SHIFT
                                                 0
#define CMP MUXCR MSEL WIDTH
#define CMP MUXCR_MSEL(x)
(((uint8 t)(((uint8 t)(x)) << CMP MUXCR MSEL SHIFT)) & CMP MUXCR MSEL MASK)
#define CMP MUXCR PSEL MASK
                                           0x38u
#define CMP MUXCR PSEL SHIFT
#define CMP MUXCR PSEL WIDTH
#define CMP MUXCR PSEL(x)
(((uint8 t)(((uint8 t)(x)) << CMP MUXCR PSEL SHIFT)) & CMP_MUXCR_PSEL_MASK)
#define CMP MUXCR PSTM MASK
                                                0x80u
#define CMP MUXCR PSTM SHIFT
#define CMP MUXCR PSTM WIDTH
                                                 1
#define CMP MUXCR PSTM(x)
(((uint8 t)(((uint8 t)(x)) << CMP MUXCR PSTM SHIFT)) & CMP MUXCR PSTM MASK)
/*!
 * @ }
 */ /* end of group CMP Register Masks */
/* CMP - Peripheral instance base addresses */
/** Peripheral CMP0 base address */
#define CMP0 BASE
                                                (0x40073000u)
/** Peripheral CMPO base pointer */
#define CMP0
                                                 ((CMP Type *)CMP0 BASE)
#define CMP0 BASE PTR
/** Array initializer of CMP peripheral base addresses */
                                                { CMPO BASE }
#define CMP BASE ADDRS
/** Array initializer of CMP peripheral base pointers */
#define CMP BASE PTRS
                                               { CMP0 }
  -- CMP - Register accessor macros
  ______
---- */
* @addtogroup CMP Register Accessor Macros CMP - Register accessor
macros
* @ {
*/
/* CMP - Register instance definitions */
```

```
/* CMP0 */
                                           CMP CR0 REG(CMP0)
#define CMP0 CR0
                                           CMP_CR1 REG(CMP0)
#define CMP0_CR1
                                           CMP_FPR REG(CMP0)
#define CMP0_FPR
#define CMP0 SCR
                                           CMP SCR REG(CMP0)
#define CMP0 DACCR
                                           CMP DACCR REG(CMP0)
#define CMP0 MUXCR
                                           CMP MUXCR REG(CMP0)
/*!
* @}
 ^{*}/ /* end of group CMP Register Accessor Macros ^{*}/
/*!
* @ }
*/ /* end of group CMP Peripheral Access Layer */
/* ______
_____
  -- DAC Peripheral Access Layer
----- */
 * @addtogroup DAC Peripheral Access Layer DAC Peripheral Access Layer
* @ {
/** DAC - Register Layout Typedef */
typedef struct {
 struct {
                                             /* offset: 0x0, array
step: 0x2 */
                                              /**< DAC Data Low
    IO uint8 t DATL;
Register, array offset: 0x0, array step: 0x2 */
    __IO uint8_t DATH;
                                              /**< DAC Data High
Register, array offset: 0x1, array step: 0x2 */
 } DAT[2];
     uint8_t RESERVED_0[28];
   IO uint8 t SR;
                                            /**< DAC Status
Register, offset: 0x20 */
 IO uint8 t CO;
                                            /**< DAC Control
Register, offset: 0x21 */
 IO uint8 t C1;
                                             /**< DAC Control
Register 1, offset: 0x22 */
 __IO uint8_t C2;
                                             /**< DAC Control
Register 2, offset: 0x23 */
} DAC Type, *DAC MemMapPtr;
/* -----
  -- DAC - Register accessor macros
  _______
---- */
/*!
* @addtogroup DAC Register Accessor Macros DAC - Register accessor
macros
* @ {
 */
```

```
/* DAC - Register accessors */
#define DAC_DATL_REG(base,index)
                                                   ((base)-
>DAT[index].DATL)
#define DAC DATL COUNT
#define DAC DATH REG(base,index)
                                                   ((base)-
>DAT[index].DATH)
#define DAC DATH COUNT
#define DAC SR REG(base)
                                                    ((base) ->SR)
#define DAC_CO_REG(base)
                                                    ((base) -> C0)
#define DAC_C1_REG(base)
                                                    ((base) ->C1)
#define DAC C2 REG(base)
                                                    ((base) -> C2)
/*!
* @ }
 */ /* end of group DAC Register Accessor Macros */
  -- DAC Register Masks
---- */
/*!
 * @addtogroup DAC Register Masks DAC Register Masks
* /
/* DATL Bit Fields */
#define DAC DATL DATAO MASK
                                                    0xFFu
#define DAC DATL DATAO SHIFT
#define DAC DATL DATAO WIDTH
#define DAC DATL DATAO(x)
(((uint8 t)(((uint8 t)(x)) << DAC DATL DATAO SHIFT)) & DAC DATL DATAO MASK)
/* DATH Bit Fields */
#define DAC_DATH_DATA1_MASK
                                                    0xFu
#define DAC_DATH_DATA1_SHIFT
                                                    Ω
                                                    4
#define DAC DATH DATA1 WIDTH
#define DAC DATH DATA1(x)
(((uint8 t)(((uint8 t)(x)) << DAC DATH DATA1 SHIFT)) & DAC DATH DATA1 MASK)
/* SR Bit Fields */
#define DAC_SR_DACBFRPBF_MASK
#define DAC_SR_DACBFRPBF_SHIFT
                                                    0x1u
                                                    Ω
#define DAC_SR_DACBFRPBF_WIDTH
                                                    1
#define DAC SR DACBFRPBF(x)
(((uint8_t)(((uint8_t)(x))<<DAC_SR_DACBFRPBF_SHIFT))&DAC_SR_DACBFRPBF_MAS
#define DAC SR DACBFRPTF MASK
                                                    0x2u
#define DAC SR DACBFRPTF SHIFT
                                                    1
#define DAC SR DACBFRPTF WIDTH
#define DAC SR DACBFRPTF(x)
(((uint8_t)(((uint8_t)(x)) << DAC_SR_DACBFRPTF_SHIFT)) & DAC_SR_DACBFRPTF_MAS
K)
/* C0 Bit Fields */
#define DAC CO DACBBIEN MASK
                                                    0x1u
#define DAC CO DACBBIEN SHIFT
                                                    0
#define DAC CO DACBBIEN WIDTH
                                                    1
```

```
#define DAC CO DACBBIEN(x)
(((uint8 t)(((uint8 t)(x)) << DAC CO DACBBIEN SHIFT)) & DAC CO DACBBIEN MASK)
#define DAC_CO_DACBTIEN MASK
                                                   0x2u
#define DAC_CO_DACBTIEN_SHIFT
#define DAC CO DACBTIEN WIDTH
                                                   1
#define DAC CO DACBTIEN(x)
(((uint8 t)(((uint8 t)(x)) << DAC CO DACBTIEN SHIFT)) & DAC CO DACBTIEN MASK)
#define DAC CO LPEN MASK
                                                   0x8u
#define DAC CO LPEN SHIFT
                                                   3
#define DAC CO LPEN WIDTH
                                                   1
#define DAC CO LPEN(x)
(((uint8 t)(((uint8 t)(x)) << DAC CO LPEN SHIFT)) & DAC CO LPEN MASK)
#define DAC CO DACSWTRG MASK
                                                   0x10u
#define DAC CO DACSWTRG SHIFT
                                                   4
#define DAC CO DACSWTRG WIDTH
#define DAC CO DACSWTRG(x)
(((uint8 t)(((uint8 t)(x))<<DAC CO DACSWTRG SHIFT))&DAC_CO_DACSWTRG_MASK)</pre>
#define DAC CO DACTRGSEL MASK
                                                   0x20u
#define DAC CO DACTRGSEL SHIFT
                                                   5
#define DAC CO DACTRGSEL WIDTH
                                                   1
#define DAC CO DACTRGSEL(x)
(((uint8 t)(((uint8 t)(x)) << DAC CO DACTRGSEL SHIFT)) &DAC CO DACTRGSEL MAS
K)
#define DAC CO DACRFS MASK
                                                   0x40u
#define DAC CO DACRFS SHIFT
                                                   6
#define DAC CO DACRFS WIDTH
                                                   1
#define DAC CO DACRFS(x)
(((uint8 t)(((uint8 t)(x)) << DAC CO DACRFS SHIFT)) & DAC CO DACRFS MASK)
#define DAC CO DACEN MASK
                                                   0x80u
#define DAC_CO_DACEN_SHIFT
                                                   7
                                                   1
#define DAC CO DACEN WIDTH
#define DAC CO DACEN(x)
(((uint8 t)(((uint8 t)(x))<<DAC CO DACEN SHIFT))&DAC CO DACEN MASK)
/* C1 Bit Fields */
#define DAC C1 DACBFEN MASK
                                                   0x1u
#define DAC_C1_DACBFEN_SHIFT
                                                   0
#define DAC_C1_DACBFEN_WIDTH
                                                   1
#define DAC_C1_DACBFEN(x)
(((uint8 t)(((uint8 t)(x)) << DAC C1 DACBFEN SHIFT)) & DAC C1 DACBFEN MASK)
#define DAC C1 DACBFMD MASK
                                                   0x4u
#define DAC C1 DACBFMD SHIFT
                                                   2
#define DAC C1 DACBFMD WIDTH
#define DAC C1 DACBFMD(x)
(((uint8 t)(((uint8 t)(x)) << DAC C1 DACBFMD SHIFT)) & DAC C1 DACBFMD MASK)
#define DAC_C1_DMAEN_MASK
                                                   0x80u
#define DAC_C1_DMAEN_SHIFT
                                                   7
#define DAC_C1_DMAEN_WIDTH
#define DAC C1 DMAEN(x)
(((uint8 t)(((uint8 t)(x)) << DAC C1 DMAEN SHIFT)) & DAC C1 DMAEN MASK)
/* C2 Bit Fields */
#define DAC C2 DACBFUP MASK
                                                   0x111
#define DAC C2 DACBFUP SHIFT
                                                   0
#define DAC_C2_DACBFUP_WIDTH
#define DAC_C2_DACBFUP(x)
(((uint8_t)(((uint8_t)(x))<<DAC_C2_DACBFUP_SHIFT))&DAC_C2_DACBFUP_MASK)</pre>
#define DAC C2 DACBFRP MASK
                                                   0x10u
#define DAC C2 DACBFRP SHIFT
                                                   4
#define DAC C2 DACBFRP WIDTH
#define DAC C2 DACBFRP(x)
(((uint8 t)(((uint8 t)(x)) << DAC C2 DACBFRP SHIFT)) &DAC C2 DACBFRP MASK)
```

```
/*!
* @ }
*/ /* end of group DAC Register Masks */
/* DAC - Peripheral instance base addresses */
/** Peripheral DACO base address */
#define DAC0 BASE
                                             (0x4003F000u)
/** Peripheral DACO base pointer */
                                              ((DAC Type *)DACO BASE)
#define DAC0
#define DAC0 BASE PTR
                                              (DACO)
/** Array initializer of DAC peripheral base addresses */
                                             { DACO BASE }
#define DAC BASE ADDRS
/** Array initializer of DAC peripheral base pointers */
#define DAC BASE PTRS
/* -----
  -- DAC - Register accessor macros
---- */
/*!
* @addtogroup DAC Register Accessor Macros DAC - Register accessor
macros
* @ {
*/
/* DAC - Register instance definitions */
/* DAC0 */
#define DAC0 DAT0L
                                             DAC DATL REG(DACO, 0)
#define DACO DATOH
                                             DAC DATH REG(DAC0,0)
#define DAC0 DAT1L
                                             DAC DATL REG(DAC0,1)
#define DACO DAT1H
                                             DAC DATH REG(DAC0,1)
#define DAC0 SR
                                             DAC SR REG(DAC0)
                                             DAC_CO_REG(DACO)
#define DAC0_C0
#define DAC0 C1
                                             DAC_C1_REG(DAC0)
#define DAC0 C2
                                             DAC C2 REG(DAC0)
/* DAC - Register array accessors */
#define DAC0 DATL(index)
                                             DAC DATL REG(DACO, index)
#define DACO DATH(index)
                                             DAC DATH REG(DACO, index)
/*!
* @ }
*/ /* end of group DAC Register Accessor Macros */
/*!
* @}
*/ /* end of group DAC Peripheral Access Layer */
/* -----
_____
  -- DMA Peripheral Access Layer
---- */
```

```
* @addtogroup DMA Peripheral Access Layer DMA Peripheral Access Layer
 * @ {
 */
/** DMA - Register Layout Typedef */
typedef struct {
      uint8 t RESERVED 0[256];
                                               /* offset: 0x100,
 struct {
array step: 0x10 */
    __IO uint32 t SAR;
                                                 /**< Source Address
Register, array offset: 0x100, array step: 0x10 */
                                                 /**< Destination
    IO uint32 t DAR;
Address Register, array offset: 0x104, array step: 0x10 */
   union {
                                                 /* offset: 0x108,
array step: 0x10 */
     IO uint32 t DSR BCR;
                                                   /**< DMA Status
Register / Byte Count Register, array offset: 0x108, array step: 0x10 */
    struct {
                                                   /* offset: 0x108,
array step: 0x10 */
           uint8 t RESERVED 0[3];
                                                     /**< DMA DSR0
        IO uint8 t DSR;
register...DMA DSR3 register., array offset: 0x10B, array step: 0x10 */
    } DMA DSR ACCESS8BIT;
    IO uint32 t DCR;
                                                 /**< DMA Control
Register, array offset: 0x10C, array step: 0x10 */
 } DMA[4];
} DMA Type, *DMA MemMapPtr;
/* -----
_____
  -- DMA - Register accessor macros
  ______
----- */
* @addtogroup DMA Register Accessor Macros DMA - Register accessor
macros
* @ {
 */
/* DMA - Register accessors */
#define DMA_SAR_REG(base,index)
                                              ((base) ->DMA[index].SAR)
#define DMA SAR COUNT
#define DMA DAR REG(base,index)
                                              ((base) -> DMA [index].DAR)
#define DMA DAR COUNT
#define DMA DSR BCR REG(base,index)
                                              ((base)-
>DMA[index].DSR BCR)
#define DMA DSR BCR COUNT
#define DMA DSR REG(base, index)
                                             ((base)-
>DMA[index].DMA_DSR_ACCESS8BIT.DSR)
#define DMA DSR COUNT
#define DMA DCR REG(base, index)
                                             ((base) ->DMA[index].DCR)
#define DMA DCR COUNT
/*!
* @}
```

```
*/ /* end of group DMA Register Accessor Macros */
/* -----
  -- DMA Register Masks
  ______
---- */
 * @addtogroup DMA Register Masks DMA Register Masks
 * @ {
/* SAR Bit Fields */
#define DMA SAR SAR MASK
                                               0xFFFFFFFFu
#define DMA SAR SAR SHIFT
#define DMA SAR SAR WIDTH
                                               32
#define DMA SAR SAR(x)
(((uint32 t)(((uint32 t)(x))<<DMA SAR SAR SHIFT))&DMA SAR SAR MASK)
/* DAR Bit Fields */
#define DMA DAR DAR MASK
                                               0xFFFFFFFFu
#define DMA DAR DAR SHIFT
                                               \cap
#define DMA DAR DAR WIDTH
                                               32
#define DMA DAR DAR(x)
(((uint32 t)(((uint32 t)(x)) << DMA DAR DAR SHIFT)) &DMA DAR DAR MASK)
/* DSR BCR Bit Fields */
#define DMA DSR BCR BCR MASK
                                               0xFFFFFFu
#define DMA DSR BCR BCR SHIFT
                                               0
#define DMA DSR BCR BCR WIDTH
                                               24
#define DMA DSR BCR \overline{BCR(x)}
(((uint32 t)(((uint32 t)(x))<<DMA DSR BCR BCR SHIFT))&DMA DSR BCR BCR MAS
#define DMA DSR BCR DONE MASK
                                               0x1000000u
#define DMA DSR BCR DONE SHIFT
                                               24
#define DMA DSR BCR DONE WIDTH
#define DMA DSR BCR DONE(x)
(((uint32_t)(((uint32_t)(x)) << DMA_DSR_BCR_DONE_SHIFT))&DMA_DSR_BCR_DONE_M
#define DMA DSR BCR BSY MASK
                                               0x2000000u
#define DMA DSR BCR BSY SHIFT
                                               25
#define DMA DSR BCR BSY WIDTH
                                               1
#define DMA DSR BCR BSY(x)
(((uint32 t)(((uint32 t)(x))<<DMA DSR BCR BSY SHIFT))&DMA DSR BCR BSY MAS
#define DMA DSR BCR REQ MASK
                                               0x4000000u
#define DMA DSR BCR REQ SHIFT
                                               26
#define DMA DSR BCR REQ WIDTH
                                               1
\#define DMA DSR BCR REQ(x)
(((uint32 t)(((uint32 t)(x)) << DMA DSR BCR REQ SHIFT)) & DMA DSR BCR REQ MAS
K)
#define DMA DSR BCR BED MASK
                                               0x10000000u
#define DMA DSR BCR BED SHIFT
                                               28
#define DMA_DSR_BCR_BED_WIDTH
#define DMA DSR BCR BED(x)
(((uint32 t) (((uint32 t)(x)) << DMA DSR BCR BED SHIFT)) & DMA DSR BCR BED MAS
K)
#define DMA DSR BCR BES MASK
                                               0x20000000u
#define DMA DSR BCR BES SHIFT
                                               29
#define DMA DSR BCR BES WIDTH
                                               1
```

```
#define DMA DSR BCR BES(x)
(((uint32 t)(((uint32 t)(x))<<DMA DSR BCR BES SHIFT))&DMA DSR BCR BES MAS
#define DMA DSR BCR CE MASK
                                                  0x40000000u
#define DMA DSR BCR CE SHIFT
                                                  30
#define DMA_DSR_BCR_CE_WIDTH
                                                  1
#define DMA DSR BCR CE(x)
(((uint32 t)(((uint32 t)(x))<<DMA DSR BCR CE SHIFT))&DMA DSR BCR CE MASK)
/* DCR Bit Fields */
#define DMA DCR LCH2 MASK
                                                  0x3u
#define DMA DCR LCH2 SHIFT
                                                  \cap
#define DMA_DCR_LCH2 WIDTH
                                                   2
#define DMA DCR LCH2(x)
(((uint32 t)(((uint32 t)(x))<<DMA DCR LCH2 SHIFT))&DMA DCR LCH2 MASK)
#define DMA DCR LCH1 MASK
                                                  0xCu
#define DMA DCR LCH1 SHIFT
                                                  2
#define DMA DCR LCH1 WIDTH
#define DMA DCR LCH1(x)
(((uint32 t)(((uint32 t)(x)) << DMA DCR LCH1 SHIFT)) & DMA DCR LCH1 MASK)
#define DMA DCR LINKCC MASK
                                                  0x30u
#define DMA DCR LINKCC SHIFT
                                                   4
#define DMA DCR LINKCC WIDTH
                                                   2
#define DMA DCR LINKCC(x)
(((uint32 t)(((uint32 t)(x)) << DMA DCR LINKCC SHIFT)) & DMA DCR LINKCC MASK)
#define DMA DCR D REQ MASK
                                                  0x80u
#define DMA DCR D REQ SHIFT
                                                   7
#define DMA DCR D REQ WIDTH
                                                  1
\#define DMA DCR D REQ(x)
(((uint32 t)(((uint32 t)(x)) << DMA DCR D REQ SHIFT))&DMA DCR D REQ MASK)
#define DMA DCR DMOD MASK
                                                  0xF00u
                                                  8
#define DMA DCR DMOD SHIFT
#define DMA DCR DMOD WIDTH
#define DMA DCR DMOD(x)
(((uint32 t)(((uint32 t)(x))<<DMA DCR DMOD SHIFT))&DMA DCR DMOD MASK)
#define DMA DCR SMOD MASK
                                                  0xF000u
#define DMA DCR SMOD SHIFT
                                                  12
#define DMA DCR SMOD WIDTH
                                                   4
#define DMA_DCR_SMOD(x)
(((uint32 t)(((uint32 t)(x))<<DMA DCR SMOD SHIFT))&DMA DCR SMOD MASK)
#define DMA DCR START MASK
                                                  0x10000u
#define DMA DCR START SHIFT
                                                  16
#define DMA DCR START WIDTH
                                                  1
#define DMA DCR START(x)
(((uint32 t)(((uint32 t)(x)) << DMA DCR START SHIFT)) & DMA DCR START MASK)
#define DMA DCR DSIZE MASK
                                                  0x60000u
#define DMA_DCR_DSIZE_SHIFT
                                                  17
#define DMA DCR DSIZE WIDTH
#define DMA DCR DSIZE(x)
(((uint32 t)(((uint32 t)(x)) << DMA DCR DSIZE SHIFT)) & DMA DCR DSIZE MASK)
#define DMA DCR DINC MASK
                                                  0x80000u
#define DMA DCR DINC SHIFT
                                                  19
#define DMA DCR DINC WIDTH
                                                  1
#define DMA DCR DINC(x)
(((uint32 t)(((uint32 t)(x))<<DMA DCR DINC SHIFT))&DMA DCR DINC MASK)
#define DMA DCR SSIZE MASK
                                                  0x300000u
#define DMA DCR SSIZE SHIFT
                                                  20
#define DMA DCR SSIZE WIDTH
                                                  2
#define DMA DCR SSIZE(x)
(((uint32 t)(((uint32 t)(x)) << DMA DCR SSIZE SHIFT)) & DMA DCR SSIZE MASK)
#define DMA DCR SINC MASK
                                                  0x400000u
```

```
#define DMA DCR SINC SHIFT
                                                22
#define DMA DCR SINC WIDTH
#define DMA DCR SINC(x)
(((uint32 t)(((uint32 t)(x))<<DMA DCR SINC SHIFT))&DMA DCR SINC MASK)
#define DMA DCR EADREQ MASK
                                                0x800000u
#define DMA DCR EADREQ SHIFT
                                                23
#define DMA DCR EADREQ WIDTH
#define DMA DCR EADREO(x)
(((uint32 t)(((uint32 t)(x)) << DMA DCR EADREQ SHIFT)) & DMA DCR EADREQ MASK)
#define DMA DCR AA MASK
                                                0x10000000u
#define DMA DCR AA SHIFT
                                                28
#define DMA DCR AA WIDTH
                                                1
\#define DMA DCR AA(x)
(((uint32 t)(((uint32 t)(x))<<DMA DCR AA SHIFT))&DMA DCR AA MASK)
#define DMA DCR CS MASK
                                                0x20000000u
#define DMA DCR CS SHIFT
                                                29
#define DMA DCR CS WIDTH
#define DMA DCR CS(x)
(((uint32 t)(((uint32 t)(x)) << DMA DCR CS SHIFT)) & DMA DCR CS MASK)
#define DMA DCR ERQ MASK
                                                0x40000000u
#define DMA DCR ERQ SHIFT
                                                30
#define DMA DCR ERQ WIDTH
#define DMA DCR ERQ(x)
(((uint32 t)(((uint32 t)(x))<<DMA DCR ERQ_SHIFT))&DMA_DCR_ERQ_MASK)
#define DMA DCR EINT MASK
                                                0x80000000u
#define DMA DCR EINT SHIFT
                                                31
#define DMA DCR EINT WIDTH
                                                1
#define DMA DCR EINT(x)
(((uint32 t)(((uint32 t)(x))<<DMA DCR EINT SHIFT))&DMA DCR EINT MASK)
/*!
 * @ }
 */ /* end of group DMA Register Masks */
/* DMA - Peripheral instance base addresses */
/** Peripheral DMA base address */
#define DMA BASE
                                                (0x40008000u)
/** Peripheral DMA base pointer */
#define DMA0
                                                 ((DMA Type *)DMA BASE)
#define DMA BASE PTR
                                                 (DMA0)
/** Array initializer of DMA peripheral base addresses */
                                                { DMA BASE }
#define DMA BASE ADDRS
/** Array initializer of DMA peripheral base pointers */
#define DMA BASE PTRS
                                               { DMA0 }
   -- DMA - Register accessor macros
  ______
---- */
* @addtogroup DMA Register Accessor Macros DMA - Register accessor
macros
* @ {
*/
/* DMA - Register instance definitions */
```

```
/* DMA */
#define DMA SAR0
                                             DMA SAR REG(DMA0,0)
#define DMA DAR0
                                             DMA DAR REG(DMA0,0)
#define DMA DSR BCR0
                                             DMA DSR BCR REG(DMA0,0)
#define DMA DSR0
                                             DMA DSR REG(DMA0,0)
#define DMA DCR0
                                             DMA DCR REG(DMA0,0)
#define DMA SAR1
                                             DMA SAR REG(DMA0,1)
#define DMA DAR1
                                             DMA DAR REG(DMA0,1)
#define DMA DSR BCR1
                                             DMA DSR BCR REG(DMA0,1)
#define DMA DSR1
                                             DMA DSR REG(DMA0,1)
#define DMA DCR1
                                             DMA DCR REG(DMA0,1)
                                             DMA SAR REG(DMA0,2)
#define DMA SAR2
#define DMA DAR2
                                             DMA DAR REG(DMA0,2)
#define DMA DSR BCR2
                                             DMA DSR BCR REG(DMA0,2)
                                             DMA_DSR_REG(DMA0,2)
#define DMA DSR2
                                             DMA DCR REG(DMA0,2)
#define DMA DCR2
#define DMA SAR3
                                             DMA SAR REG(DMA0,3)
                                             DMA DAR REG(DMA0,3)
#define DMA DAR3
#define DMA DSR BCR3
                                             DMA DSR BCR REG(DMA0,3)
#define DMA DSR3
                                             DMA DSR REG(DMA0,3)
#define DMA DCR3
                                             DMA DCR REG(DMA0,3)
/* DMA - Register array accessors */
#define DMA SAR(index)
                                             DMA SAR REG(DMA0, index)
#define DMA DAR(index)
                                             DMA DAR REG(DMA0, index)
#define DMA DSR BCR(index)
DMA DSR BCR REG(DMA0, index)
#define DMA DSR(index)
                                             DMA DSR REG(DMA0, index)
#define DMA DCR(index)
                                             DMA DCR REG(DMA0, index)
/*!
* @ }
*/ /* end of group DMA Register Accessor Macros */
/*!
* @ }
*/ /* end of group DMA Peripheral Access Layer */
/* -----
  -- DMAMUX Peripheral Access Layer
  ______
---- */
/*!
* @addtogroup DMAMUX Peripheral Access Layer DMAMUX Peripheral Access
Layer
* @ {
*/
/** DMAMUX - Register Layout Typedef */
typedef struct {
 IO uint8 t CHCFG[4];
                                               /**< Channel
Configuration register, array offset: 0x0, array step: 0x1 */
} DMAMUX Type, *DMAMUX MemMapPtr;
/* -----
_____
```

```
-- DMAMUX - Register accessor macros
---- */
/*!
* @addtogroup DMAMUX Register Accessor Macros DMAMUX - Register accessor
* @ {
* /
/* DMAMUX - Register accessors */
#define DMAMUX CHCFG REG(base,index)
                                              ((base)->CHCFG[index])
#define DMAMUX CHCFG COUNT
/*!
 * @ }
 */ /* end of group DMAMUX Register Accessor Macros */
/* -----
_____
  -- DMAMUX Register Masks
---- */
 * @addtogroup DMAMUX Register Masks DMAMUX Register Masks
 * @ {
/* CHCFG Bit Fields */
#define DMAMUX CHCFG SOURCE MASK
                                              0x3Fu
#define DMAMUX CHCFG SOURCE SHIFT
#define DMAMUX CHCFG SOURCE WIDTH
#define DMAMUX CHCFG SOURCE(x)
(((uint8 t)(((uint8 t)(x)) << DMAMUX CHCFG SOURCE SHIFT)) & DMAMUX CHCFG SOUR
CE MASK)
#define DMAMUX_CHCFG_TRIG MASK
                                               0 \times 4011
#define DMAMUX CHCFG TRIG SHIFT
                                               6
#define DMAMUX CHCFG TRIG WIDTH
#define DMAMUX CHCFG TRIG(x)
(((uint8 t)(((uint8 t)(x)) << DMAMUX CHCFG TRIG SHIFT)) & DMAMUX CHCFG TRIG M
ASK)
#define DMAMUX CHCFG ENBL MASK
                                               0x80u
#define DMAMUX_CHCFG_ENBL_SHIFT
#define DMAMUX_CHCFG_ENBL_WIDTH
#define DMAMUX CHCFG ENBL(x)
(((uint8 t)(((uint8 t)(x)) << DMAMUX CHCFG ENBL SHIFT)) & DMAMUX CHCFG ENBL M
ASK)
/*!
* @ }
 */ /* end of group DMAMUX Register Masks */
/* DMAMUX - Peripheral instance base addresses */
/** Peripheral DMAMUX0 base address */
#define DMAMUX0 BASE
                                               (0x40021000u)
/** Peripheral DMAMUX0 base pointer */
```

```
#define DMAMUX0
                                             ((DMAMUX Type
*) DMAMUX0 BASE)
#define DMAMUX0 BASE PTR
                                             (DMAMUX0)
/** Array initializer of DMAMUX peripheral base addresses */
                                            { DMAMUX0 BASE }
#define DMAMUX BASE ADDRS
/** Array initializer of DMAMUX peripheral base pointers */
#define DMAMUX BASE PTRS
/* -----
  -- DMAMUX - Register accessor macros
  ______
---- */
/*!
* @addtogroup DMAMUX Register Accessor Macros DMAMUX - Register accessor
macros
* @ {
*/
/* DMAMUX - Register instance definitions */
/* DMAMUX0 */
#define DMAMUX0 CHCFG0
DMAMUX CHCFG REG (DMAMUX0,0)
#define DMAMUX0 CHCFG1
DMAMUX CHCFG REG (DMAMUX0,1)
#define DMAMUX0 CHCFG2
DMAMUX CHCFG REG (DMAMUX0,2)
#define DMAMUX0 CHCFG3
DMAMUX CHCFG REG (DMAMUX0, 3)
/* DMAMUX - Register array accessors */
#define DMAMUX0 CHCFG(index)
DMAMUX CHCFG REG(DMAMUX0,index)
/*!
 * @ }
*/ /* end of group DMAMUX Register Accessor Macros */
/*!
* (a)
 */ /* end of group DMAMUX Peripheral Access Layer */
  -- FGPIO Peripheral Access Layer
---- */
* @addtogroup FGPIO Peripheral Access Layer FGPIO Peripheral Access
Layer
* @ {
*/
/** FGPIO - Register Layout Typedef */
typedef struct {
```

```
__IO uint32_t PDOR;
                                           /**< Port Data Output
Register, offset: 0x0 */
 O uint32 t PSOR;
                                           /**< Port Set Output
Register, offset: 0x4 */
 O uint32 t PCOR;
                                           /**< Port Clear Output
Register, offset: 0x8 */
 O uint32 t PTOR;
                                           /**< Port Toggle
Output Register, offset: 0xC */
 I uint32 t PDIR;
                                           /**< Port Data Input
Register, offset: 0x10 */
 __IO uint32_t PDDR;
                                           /**< Port Data
Direction Register, offset: 0x14 */
} FGPIO Type, *FGPIO MemMapPtr;
/* -----
_____
  -- FGPIO - Register accessor macros
  ______
---- */
* @addtogroup FGPIO Register Accessor Macros FGPIO - Register accessor
macros
* @ {
* /
/* FGPIO - Register accessors */
#define FGPIO PDOR REG(base)
                                         ((base)->PDOR)
#define FGPIO PSOR REG(base)
                                          ((base)->PSOR)
#define FGPIO PCOR REG(base)
                                          ((base)->PCOR)
#define FGPIO PTOR REG(base)
                                         ((base)->PTOR)
#define FGPIO PDIR REG(base)
                                          ((base) ->PDIR)
#define FGPIO PDDR REG(base)
                                          ((base)->PDDR)
/*!
*/ /* end of group FGPIO Register Accessor Macros */
/* -----
  -- FGPIO Register Masks
  ______
---- */
/*!
* @addtogroup FGPIO Register Masks FGPIO Register Masks
* @ {
* /
/* PDOR Bit Fields */
#define FGPIO PDOR PDO MASK
                                          0xFFFFFFFFu
#define FGPIO_PDOR_PDO_SHIFT
#define FGPIO_PDOR_PDO_WIDTH
                                          32
#define FGPIO PDOR PDO(x)
(((uint32 t)(((uint32 t)(x))<<FGPIO PDOR PDO SHIFT))&FGPIO PDOR PDO MASK)
/* PSOR Bit Fields */
#define FGPIO PSOR PTSO MASK
                                          0xFFFFFFFFu
#define FGPIO_PSOR_PTSO_SHIFT
                                          0
```

```
#define FGPIO PSOR PTSO WIDTH
                                                   32
#define FGPIO PSOR PTSO(x)
(((uint32 t)(((uint32 t)(x))<<FGPIO PSOR PTSO SHIFT))&FGPIO PSOR PTSO MAS
K)
/* PCOR Bit Fields */
#define FGPIO PCOR PTCO MASK
                                                   0xFFFFFFFFu
#define FGPIO PCOR PTCO SHIFT
                                                   \cap
#define FGPIO PCOR PTCO WIDTH
                                                   32
#define FGPIO PCOR PTCO(x)
(((uint32_t)(((uint32_t)(x)) << FGPIO PCOR PTCO SHIFT)) & FGPIO PCOR PTCO MAS
/* PTOR Bit Fields */
#define FGPIO PTOR PTTO MASK
                                                   0xFFFFFFFFu
#define FGPIO PTOR PTTO SHIFT
                                                   \cap
#define FGPIO PTOR PTTO WIDTH
                                                   32
#define FGPIO PTOR PTTO(x)
(((uint32_t)(((uint32_t)(x))<<FGPIO_PTOR_PTTO_SHIFT))&FGPIO_PTOR_PTTO_MAS
K)
/* PDIR Bit Fields */
#define FGPIO PDIR PDI MASK
                                                   0xFFFFFFFFu
#define FGPIO PDIR PDI SHIFT
#define FGPIO PDIR PDI WIDTH
                                                   32
#define FGPIO_PDIR_PDI(x)
(((uint32 t)(((uint32 t)(x))<<FGPIO PDIR PDI SHIFT))&FGPIO PDIR PDI MASK)
/* PDDR Bit Fields */
#define FGPIO PDDR PDD MASK
                                                   0xFFFFFFFFu
#define FGPIO PDDR PDD SHIFT
                                                   \cap
#define FGPIO PDDR PDD WIDTH
                                                   32
#define FGPIO PDDR PDD(x)
(((uint32_t)(((uint32_t)(x)) << FGPIO PDDR PDD SHIFT)) & FGPIO PDDR PDD MASK)
/*!
* @ }
 */ /* end of group FGPIO Register Masks */
/* FGPIO - Peripheral instance base addresses */
/** Peripheral FGPIOA base address */
#define FGPIOA BASE
                                                   (0xF80FF000u)
/** Peripheral FGPIOA base pointer */
#define FGPIOA
                                                   ((FGPIO Type
*) FGPIOA BASE)
#define FGPIOA BASE PTR
                                                   (FGPIOA)
/** Peripheral FGPIOB base address */
#define FGPIOB_BASE
                                                   (0xF80FF040u)
/** Peripheral FGPIOB base pointer */
#define FGPIOB
                                                   ((FGPIO Type
*) FGPIOB BASE)
#define FGPIOB BASE PTR
                                                   (FGPIOB)
/** Peripheral FGPIOC base address */
#define FGPIOC BASE
                                                   (0xF80FF080u)
/** Peripheral FGPIOC base pointer */
#define FGPIOC
                                                   ((FGPIO Type
*)FGPIOC BASE)
#define FGPIOC_BASE_PTR
                                                   (FGPIOC)
/** Peripheral FGPIOD base address */
#define FGPIOD BASE
                                                   (0xF80FF0C0u)
/** Peripheral FGPIOD base pointer */
#define FGPIOD
                                                   ((FGPIO Type
*)FGPIOD BASE)
```

```
#define FGPIOD_BASE_PTR
                                               (FGPIOD)
/** Peripheral FGPIOE base address */
#define FGPIOE_BASE
                                               (0xF80FF100u)
/** Peripheral FGPIOE base pointer */
#define FGPIOE
                                               ((FGPIO Type
*) FGPIOE BASE)
#define FGPIOE BASE PTR
                                               (FGPIOE)
/** Array initializer of FGPIO peripheral base addresses */
#define FGPIO BASE ADDRS
                                               { FGPIOA BASE,
FGPIOB BASE, FGPIOC BASE, FGPIOD BASE, FGPIOE BASE }
/** Array initializer of FGPIO peripheral base pointers */
#define FGPIO BASE PTRS
                                               { FGPIOA, FGPIOB,
FGPIOC, FGPIOD, FGPIOE }
/* -----
  -- FGPIO - Register accessor macros
  ______
---- */
 * @addtogroup FGPIO Register Accessor Macros FGPIO - Register accessor
macros
 * @ {
 */
/* FGPIO - Register instance definitions */
/* FGPIOA */
#define FGPIOA PDOR
                                               FGPIO PDOR REG(FGPIOA)
#define FGPIOA PSOR
                                               FGPIO PSOR REG(FGPIOA)
#define FGPIOA PCOR
                                               FGPIO PCOR REG(FGPIOA)
#define FGPIOA PTOR
                                               FGPIO PTOR REG(FGPIOA)
#define FGPIOA PDIR
                                               FGPIO PDIR REG(FGPIOA)
                                               FGPIO PDDR REG(FGPIOA)
#define FGPIOA PDDR
/* FGPIOB */
#define FGPIOB PDOR
                                               FGPIO PDOR REG(FGPIOB)
#define FGPIOB_PSOR
                                               FGPIO_PSOR_REG(FGPIOB)
#define FGPIOB PCOR
                                               FGPIO PCOR REG(FGPIOB)
                                               FGPIO PTOR REG(FGPIOB)
#define FGPIOB PTOR
#define FGPIOB PDIR
                                               FGPIO PDIR REG(FGPIOB)
#define FGPIOB PDDR
                                               FGPIO PDDR REG(FGPIOB)
/* FGPIOC */
#define FGPIOC PDOR
                                               FGPIO PDOR REG(FGPIOC)
#define FGPIOC_PSOR
                                               FGPIO PSOR REG(FGPIOC)
#define FGPIOC_PCOR
                                               FGPIO_PCOR_REG(FGPIOC)
#define FGPIOC_PTOR
                                               FGPIO PTOR REG(FGPIOC)
#define FGPIOC PDIR
                                               FGPIO PDIR REG(FGPIOC)
#define FGPIOC PDDR
                                               FGPIO PDDR REG(FGPIOC)
/* FGPIOD */
#define FGPIOD PDOR
                                               FGPIO PDOR REG(FGPIOD)
                                               FGPIO PSOR REG(FGPIOD)
#define FGPIOD PSOR
                                               FGPIO PCOR REG(FGPIOD)
#define FGPIOD PCOR
#define FGPIOD_PTOR
                                               FGPIO_PTOR_REG(FGPIOD)
#define FGPIOD_PDIR
                                               FGPIO PDIR REG(FGPIOD)
#define FGPIOD PDDR
                                               FGPIO PDDR REG(FGPIOD)
/* FGPIOE */
#define FGPIOE PDOR
                                               FGPIO PDOR REG(FGPIOE)
#define FGPIOE PSOR
                                               FGPIO PSOR REG(FGPIOE)
                                               FGPIO_PCOR REG(FGPIOE)
#define FGPIOE PCOR
```

```
FGPIO PTOR REG(FGPIOE)
#define FGPIOE PTOR
                                                FGPIO PDIR REG(FGPIOE)
#define FGPIOE PDIR
#define FGPIOE PDDR
                                                FGPIO PDDR REG(FGPIOE)
/*!
* @ }
 */ /* end of group FGPIO Register_Accessor_Macros */
/*!
* @ }
 */ /* end of group FGPIO Peripheral Access Layer */
  -- FTFA Peripheral Access Layer
  ______
----- */
/*!
* @addtogroup FTFA Peripheral Access Layer FTFA Peripheral Access Layer
* @ {
* /
/** FTFA - Register Layout Typedef */
typedef struct {
                                                 /**< Flash Status
  IO uint8 t FSTAT;
Register, offset: 0x0 */
   IO uint8 t FCNFG;
                                                  /**< Flash
Configuration Register, offset: 0x1 */
  I uint8 t FSEC;
                                                  /**< Flash Security
Register, offset: 0x2 */
 I uint8 t FOPT;
                                                  /**< Flash Option
Register, offset: 0x3 */
  IO uint8 t FCCOB3;
                                                  /**< Flash Common
Command Object Registers, offset: 0x4 */
  __IO uint8_t FCCOB2;
                                                  /**< Flash Common
Command Object Registers, offset: 0x5 */
                                                  /**< Flash Common
  IO uint8 t FCCOB1;
Command Object Registers, offset: 0x6 */
  IO uint8 t FCCOB0;
                                                  /**< Flash Common
Command Object Registers, offset: 0x7 */
  __IO uint8_t FCCOB7;
                                                  /**< Flash Common
Command Object Registers, offset: 0x8 */
                                                  /**< Flash Common
  __IO uint8_t FCCOB6;
Command Object Registers, offset: 0x9 */
                                                  /**< Flash Common
  IO uint8 t FCCOB5;
Command Object Registers, offset: 0xA */
                                                  /**< Flash Common
  IO uint8 t FCCOB4;
Command Object Registers, offset: 0xB */
  IO uint8 t FCCOBB;
                                                  /**< Flash Common
Command Object Registers, offset: 0xC */
  __IO uint8_t FCCOBA;
                                                  /**< Flash Common
Command Object Registers, offset: 0xD */
 IO uint8_t FCCOB9;
                                                  /**< Flash Common
Command Object Registers, offset: 0xE */
  IO uint8 t FCCOB8;
                                                  /**< Flash Common
Command Object Registers, offset: 0xF */
```

```
IO uint8 t FPROT3;
                                             /**< Program Flash
Protection Registers, offset: 0x10 */
  IO uint8 t FPROT2;
                                             /**< Program Flash
Protection Registers, offset: 0x11 */
  IO uint8 t FPROT1;
                                             /**< Program Flash
Protection Registers, offset: 0x12 */
                                             /**< Program Flash
  IO uint8 t FPROT0;
Protection Registers, offset: 0x13 */
} FTFA Type, *FTFA MemMapPtr;
/* ______
  -- FTFA - Register accessor macros
  ______
---- */
/*!
* @addtogroup FTFA Register Accessor Macros FTFA - Register accessor
macros
* @ {
*/
/* FTFA - Register accessors */
#define FTFA FSTAT REG(base)
                                            ((base)->FSTAT)
#define FTFA FCNFG REG(base)
                                            ((base)->FCNFG)
#define FTFA FSEC REG(base)
                                            ((base)->FSEC)
#define FTFA FOPT REG(base)
                                            ((base)->FOPT)
#define FTFA FCCOB3 REG(base)
                                            ((base)->FCCOB3)
#define FTFA FCCOB2 REG(base)
                                            ((base)->FCCOB2)
#define FTFA FCCOB1 REG(base)
                                            ((base) ->FCCOB1)
#define FTFA FCCOB0 REG(base)
                                            ((base) -> FCCOBO)
#define FTFA FCCOB7 REG(base)
                                            ((base) -> FCCOB7)
#define FTFA FCCOB6 REG(base)
                                            ((base)->FCCOB6)
#define FTFA_FCCOB5_REG(base)
                                            ((base) ->FCCOB5)
#define FTFA FCCOB4 REG(base)
                                            ((base)->FCCOB4)
#define FTFA_FCCOBB_REG(base)
                                            ((base)->FCCOBB)
#define FTFA_FCCOBA_REG(base)
                                            ((base)->FCCOBA)
#define FTFA FCCOB9 REG(base)
                                            ((base)->FCCOB9)
#define FTFA FCCOB8 REG(base)
                                            ((base) -> FCCOB8)
#define FTFA FPROT3 REG(base)
                                            ((base)->FPROT3)
#define FTFA FPROT2 REG(base)
                                            ((base) ->FPROT2)
#define FTFA FPROT1 REG(base)
                                            ((base)->FPROT1)
#define FTFA FPROTO REG(base)
                                            ((base) ->FPROT0)
/*!
* @ }
*/ /* end of group FTFA Register Accessor Macros */
/* -----
  -- FTFA Register Masks
  ______
---- */
/ * !
* @addtogroup FTFA Register Masks FTFA Register Masks
 * @ {
 */
```

```
/* FSTAT Bit Fields */
#define FTFA FSTAT MGSTAT0 MASK
                                                  0x1u
#define FTFA_FSTAT_MGSTAT0_SHIFT
#define FTFA FSTAT MGSTAT0 WIDTH
#define FTFA FSTAT MGSTAT0(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FSTAT MGSTAT0 SHIFT))&FTFA FSTAT MGSTAT0
#define FTFA FSTAT FPVIOL MASK
                                                  0 \times 10 u
#define FTFA FSTAT FPVIOL SHIFT
                                                  Δ
#define FTFA_FSTAT_FPVIOL_WIDTH
                                                  1
#define FTFA FSTAT FPVIOL(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FSTAT FPVIOL SHIFT))&FTFA FSTAT FPVIOL M
ASK)
#define FTFA FSTAT ACCERR MASK
                                                  0x20u
#define FTFA FSTAT ACCERR SHIFT
                                                  5
#define FTFA FSTAT ACCERR WIDTH
#define FTFA FSTAT ACCERR(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FSTAT ACCERR SHIFT))&FTFA FSTAT ACCERR M
#define FTFA_FSTAT_RDCOLERR MASK
                                                  0x40u
#define FTFA FSTAT RDCOLERR SHIFT
                                                  6
#define FTFA FSTAT RDCOLERR WIDTH
                                                  1
#define FTFA FSTAT RDCOLERR(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FSTAT RDCOLERR SHIFT))&FTFA FSTAT RDCOLE
RR MASK)
#define FTFA FSTAT CCIF MASK
                                                  0x80u
#define FTFA FSTAT CCIF SHIFT
                                                  7
#define FTFA FSTAT CCIF WIDTH
                                                  1
#define FTFA FSTAT CCIF(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FSTAT CCIF SHIFT))&FTFA FSTAT CCIF MASK)
/* FCNFG Bit Fields */
#define FTFA FCNFG ERSSUSP MASK
                                                  0x10u
#define FTFA FCNFG ERSSUSP SHIFT
#define FTFA FCNFG ERSSUSP WIDTH
                                                  1
#define FTFA FCNFG ERSSUSP(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FCNFG ERSSUSP SHIFT))&FTFA FCNFG ERSSUSP
MASK)
                                                  0x20u
#define FTFA FCNFG ERSAREQ MASK
#define FTFA FCNFG ERSAREQ SHIFT
                                                  5
#define FTFA FCNFG ERSAREQ WIDTH
                                                  1
#define FTFA FCNFG ERSAREQ(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FCNFG ERSAREQ SHIFT))&FTFA FCNFG ERSAREQ
MASK)
#define FTFA FCNFG RDCOLLIE MASK
                                                  0x40u
#define FTFA_FCNFG_RDCOLLIE_SHIFT
                                                  6
#define FTFA FCNFG RDCOLLIE WIDTH
#define FTFA FCNFG RDCOLLIE(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FCNFG RDCOLLIE SHIFT))&FTFA FCNFG RDCOLL
IE MASK)
#define FTFA FCNFG CCIE MASK
                                                  0x80u
#define FTFA FCNFG CCIE SHIFT
                                                  7
#define FTFA FCNFG CCIE WIDTH
                                                  1
#define FTFA FCNFG CCIE(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FCNFG CCIE SHIFT))&FTFA FCNFG CCIE MASK)
/* FSEC Bit Fields */
#define FTFA FSEC SEC MASK
                                                  0x3u
#define FTFA FSEC SEC SHIFT
                                                  0
#define FTFA FSEC SEC WIDTH
                                                  2
```

```
#define FTFA FSEC SEC(x)
(((uint8_t)(((uint8_t)(x))<<FTFA_FSEC_SEC_SHIFT))&FTFA_FSEC_SEC_MASK)
#define FTFA_FSEC_FSLACC_MASK
                                                  0xCu
#define FTFA_FSEC_FSLACC_SHIFT
                                                   2
#define FTFA FSEC FSLACC WIDTH
#define FTFA FSEC FSLACC(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FSEC FSLACC SHIFT))&FTFA FSEC FSLACC MAS
#define FTFA FSEC MEEN MASK
                                                   0 \times 30 u
#define FTFA FSEC MEEN SHIFT
                                                   4
#define FTFA FSEC MEEN WIDTH
                                                   2
#define FTFA FSEC MEEN(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FSEC MEEN SHIFT))&FTFA FSEC MEEN MASK)
#define FTFA FSEC KEYEN MASK
                                                  0xC0u
#define FTFA FSEC KEYEN SHIFT
                                                   6
                                                   2
#define FTFA FSEC KEYEN WIDTH
#define FTFA FSEC KEYEN(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FSEC KEYEN SHIFT))&FTFA FSEC KEYEN MASK)
/* FOPT Bit Fields */
#define FTFA FOPT OPT MASK
                                                   0xFFu
#define FTFA FOPT OPT SHIFT
                                                   \cap
#define FTFA FOPT OPT WIDTH
                                                   8
#define FTFA FOPT OPT(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FOPT OPT SHIFT))&FTFA FOPT OPT MASK)
/* FCCOB3 Bit Fields */
#define FTFA FCCOB3 CCOBn MASK
                                                   0×FF11
#define FTFA FCCOB3 CCOBn SHIFT
                                                   \cap
#define FTFA FCCOB3 CCOBn WIDTH
                                                   8
#define FTFA FCCOB3 CCOBn(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FCCOB3 CCOBn SHIFT))&FTFA FCCOB3 CCOBn M
ASK)
/* FCCOB2 Bit Fields */
#define FTFA FCCOB2 CCOBn MASK
                                                   0xFFu
#define FTFA FCCOB2 CCOBn SHIFT
#define FTFA FCCOB2 CCOBn WIDTH
                                                   8
#define FTFA FCCOB2 CCOBn(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FCCOB2 CCOBn SHIFT))&FTFA FCCOB2 CCOBn M
ASK)
/* FCCOB1 Bit Fields */
                                                  0xFFu
#define FTFA FCCOB1 CCOBn MASK
#define FTFA FCCOB1 CCOBn SHIFT
                                                   0
#define FTFA FCCOB1 CCOBn WIDTH
                                                   8
#define FTFA FCCOB1 CCOBn(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FCCOB1 CCOBn SHIFT))&FTFA FCCOB1 CCOBn M
/* FCCOB0 Bit Fields */
#define FTFA FCCOB0 CCOBn MASK
                                                   0xFFu
#define FTFA FCCOB0 CCOBn SHIFT
                                                   \cap
#define FTFA FCCOB0 CCOBn WIDTH
#define FTFA FCCOB0 CCOBn(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FCCOBO CCOBn SHIFT))&FTFA FCCOBO CCOBn M
ASK)
/* FCCOB7 Bit Fields */
#define FTFA_FCCOB7_CCOBn_MASK
                                                  0xFFu
#define FTFA_FCCOB7_CCOBn_SHIFT
                                                   \cap
#define FTFA_FCCOB7_CCOBn_WIDTH
#define FTFA FCCOB7 CCOBn(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FCCOB7 CCOBn SHIFT))&FTFA FCCOB7 CCOBn M
ASK)
/* FCCOB6 Bit Fields */
```

```
#define FTFA FCCOB6 CCOBn MASK
                                                  0xFFu
#define FTFA FCCOB6 CCOBn SHIFT
#define FTFA_FCCOB6_CCOBn_WIDTH
                                                  8
#define FTFA_FCCOB6_CCOBn(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FCCOB6 CCOBn SHIFT))&FTFA FCCOB6 CCOBn M
ASK)
/* FCCOB5 Bit Fields */
#define FTFA FCCOB5 CCOBn MASK
                                                  0xFFu
#define FTFA FCCOB5 CCOBn SHIFT
#define FTFA FCCOB5 CCOBn WIDTH
                                                  8
#define FTFA FCCOB5 CCOBn(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FCCOB5 CCOBn SHIFT))&FTFA FCCOB5 CCOBn M
ASK)
/* FCCOB4 Bit Fields */
#define FTFA FCCOB4 CCOBn MASK
                                                  0xFFu
#define FTFA FCCOB4 CCOBn SHIFT
                                                  0
#define FTFA FCCOB4 CCOBn WIDTH
#define FTFA FCCOB4 CCOBn(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FCCOB4 CCOBn SHIFT))&FTFA FCCOB4 CCOBn M
/* FCCOBB Bit Fields */
#define FTFA FCCOBB CCOBn MASK
                                                  0xFFu
#define FTFA_FCCOBB CCOBn SHIFT
                                                  \cap
#define FTFA FCCOBB CCOBn WIDTH
                                                  8
#define FTFA FCCOBB CCOBn(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FCCOBB CCOBn SHIFT))&FTFA FCCOBB CCOBn M
ASK)
/* FCCOBA Bit Fields */
#define FTFA FCCOBA CCOBn MASK
                                                  0xFFu
#define FTFA FCCOBA CCOBn SHIFT
                                                  0
                                                  8
#define FTFA_FCCOBA_CCOBn WIDTH
#define FTFA FCCOBA CCOBn(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FCCOBA CCOBn SHIFT))&FTFA FCCOBA CCOBn M
ASK)
/* FCCOB9 Bit Fields */
#define FTFA FCCOB9 CCOBn MASK
                                                  0xFFu
#define FTFA_FCCOB9_CCOBn_SHIFT
#define FTFA_FCCOB9_CCOBn_WIDTH
#define FTFA FCCOB9 CCOBn(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FCCOB9 CCOBn SHIFT))&FTFA FCCOB9 CCOBn M
/* FCCOB8 Bit Fields */
#define FTFA FCCOB8 CCOBn MASK
                                                  0xFFu
#define FTFA FCCOB8 CCOBn SHIFT
                                                  \cap
#define FTFA FCCOB8 CCOBn WIDTH
#define FTFA_FCCOB8_CCOBn(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FCCOB8 CCOBn SHIFT))&FTFA FCCOB8 CCOBn M
ASK)
/* FPROT3 Bit Fields */
#define FTFA FPROT3 PROT MASK
                                                  0xFFu
#define FTFA FPROT3 PROT SHIFT
                                                  0
#define FTFA FPROT3 PROT WIDTH
                                                  8
#define FTFA FPROT3 PROT(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FPROT3 PROT SHIFT))&FTFA FPROT3 PROT MAS
K)
/* FPROT2 Bit Fields */
#define FTFA FPROT2 PROT MASK
                                                  0xFFu
#define FTFA FPROT2 PROT SHIFT
                                                  0
#define FTFA FPROT2 PROT WIDTH
                                                  8
```

```
#define FTFA FPROT2 PROT(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FPROT2 PROT SHIFT))&FTFA FPROT2 PROT MAS
/* FPROT1 Bit Fields */
#define FTFA FPROT1 PROT MASK
                                                0×FF11
#define FTFA FPROT1 PROT SHIFT
                                                \cap
#define FTFA FPROT1 PROT WIDTH
                                                8
#define FTFA FPROT1 PROT(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FPROT1 PROT SHIFT))&FTFA FPROT1 PROT MAS
K)
/* FPROTO Bit Fields */
#define FTFA FPROTO PROT MASK
                                                0xFFu
#define FTFA FPROTO PROT SHIFT
#define FTFA FPROTO PROT WIDTH
#define FTFA FPROTO PROT(x)
(((uint8_t)(((uint8_t)(x))<<FTFA_FPROT0_PROT_SHIFT))&FTFA_FPROT0_PROT_MAS
K)
/*!
* @}
 */ /* end of group FTFA Register Masks */
/* FTFA - Peripheral instance base addresses */
/** Peripheral FTFA base address */
#define FTFA BASE
                                                (0x40020000u)
/** Peripheral FTFA base pointer */
#define FTFA
                                                ((FTFA Type *)FTFA BASE)
#define FTFA BASE PTR
                                                (FTFA)
/** Array initializer of FTFA peripheral base addresses */
#define FTFA BASE ADDRS
                                                { FTFA BASE }
/** Array initializer of FTFA peripheral base pointers */
#define FTFA BASE PTRS
                                                { FTFA }
/* -----
   -- FTFA - Register accessor macros
---- */
/*!
 * @addtogroup FTFA Register Accessor Macros FTFA - Register accessor
macros
* @ {
 */
/* FTFA - Register instance definitions */
/* FTFA */
#define FTFA FSTAT
                                                FTFA FSTAT REG(FTFA)
#define FTFA FCNFG
                                                FTFA FCNFG REG(FTFA)
#define FTFA FSEC
                                                FTFA FSEC REG(FTFA)
                                                FTFA FOPT REG(FTFA)
#define FTFA FOPT
#define FTFA FCCOB3
                                                FTFA FCCOB3 REG(FTFA)
#define FTFA FCCOB2
                                                FTFA FCCOB2 REG(FTFA)
#define FTFA FCCOB1
                                                FTFA FCCOB1 REG(FTFA)
                                                FTFA FCCOB0 REG(FTFA)
#define FTFA FCCOB0
#define FTFA FCCOB7
                                                FTFA FCCOB7 REG(FTFA)
#define FTFA FCCOB6
                                                FTFA FCCOB6 REG(FTFA)
#define FTFA FCCOB5
                                                FTFA FCCOB5 REG(FTFA)
```

```
#define FTFA FCCOB4
                                           FTFA FCCOB4 REG(FTFA)
#define FTFA FCCOBB
                                           FTFA FCCOBB REG(FTFA)
#define FTFA FCCOBA
                                           FTFA FCCOBA REG(FTFA)
                                           FTFA FCCOB9_REG(FTFA)
#define FTFA FCCOB9
#define FTFA FCCOB8
                                           FTFA FCCOB8 REG(FTFA)
                                           FTFA FPROT3 REG(FTFA)
#define FTFA FPROT3
#define FTFA FPROT2
                                           FTFA FPROT2 REG(FTFA)
#define FTFA FPROT1
                                           FTFA FPROT1 REG(FTFA)
#define FTFA FPROTO
                                           FTFA FPROTO REG(FTFA)
/*!
* @ }
*/ /* end of group FTFA Register Accessor Macros */
/*!
 * @ }
 */ /* end of group FTFA Peripheral Access Layer */
/* -----
  -- GPIO Peripheral Access Layer
---- */
* @addtogroup GPIO Peripheral Access Layer GPIO Peripheral Access Layer
 * @ {
/** GPIO - Register Layout Typedef */
typedef struct {
 __IO uint32_t PDOR;
                                             /**< Port Data Output
Register, offset: 0x0 */
 O uint32 t PSOR;
                                             /**< Port Set Output
Register, offset: 0x4 */
 __O uint32_t PCOR;
                                             /**< Port Clear Output
Register, offset: 0x8 */
 O uint32 t PTOR;
                                            /**< Port Toggle
Output Register, offset: 0xC */
 I uint32 t PDIR;
                                            /**< Port Data Input
Register, offset: 0x10 */
 IO uint32 t PDDR;
                                            /**< Port Data
Direction Register, offset: 0x14 */
} GPIO_Type, *GPIO_MemMapPtr;
/* -----
  -- GPIO - Register accessor macros
  ______
---- */
/ * !
* @addtogroup GPIO Register Accessor Macros GPIO - Register accessor
macros
* @ {
*/
```

```
/* GPIO - Register accessors */
#define GPIO_PDOR_REG(base)
                                                 ((base) ->PDOR)
#define GPIO_PSOR_REG(base)
                                                 ((base)->PSOR)
                                                ((base)->PCOR)
#define GPIO_PCOR_REG(base)
#define GPIO PTOR REG(base)
                                                ((base)->PTOR)
#define GPIO PDIR REG(base)
                                                ((base)->PDIR)
#define GPIO PDDR REG(base)
                                                ((base)->PDDR)
/*!
* @}
 ^{*}/ /* end of group GPIO Register Accessor Macros ^{*}/
/* -----
  -- GPIO Register Masks
---- */
/*!
 * @addtogroup GPIO Register Masks GPIO Register Masks
* @ {
*/
/* PDOR Bit Fields */
#define GPIO PDOR PDO MASK
                                                0xFFFFFFFFu
#define GPIO PDOR PDO SHIFT
                                                \cap
#define GPIO PDOR PDO WIDTH
                                                32
#define GPIO PDOR PDO(x)
(((uint32_t) (((uint32_t) (x)) << GPIO PDOR PDO SHIFT)) &GPIO PDOR PDO MASK)
/* PSOR Bit Fields */
#define GPIO PSOR PTSO MASK
                                                0xFFFFFFFFu
#define GPIO PSOR PTSO SHIFT
                                                0
#define GPIO PSOR PTSO WIDTH
                                                32
#define GPIO PSOR PTSO(x)
(((uint32 t)(((uint32 t)(x))<<GPIO PSOR PTSO SHIFT))&GPIO PSOR PTSO MASK)
/* PCOR Bit Fields */
#define GPIO_PCOR_PTCO_MASK
                                                0xFFFFFFFFu
#define GPIO_PCOR_PTCO_SHIFT
                                                Ω
#define GPIO PCOR PTCO WIDTH
                                                32
#define GPIO PCOR PTCO(x)
(((uint32 t)(((uint32 t)(x))<<GPIO PCOR PTCO SHIFT))&GPIO PCOR PTCO MASK)
/* PTOR Bit Fields */
#define GPIO PTOR PTTO MASK
                                                0xFFFFFFFFu
#define GPIO_PTOR_PTTO_SHIFT
                                                Ω
#define GPIO_PTOR_PTTO_WIDTH
                                                32
#define GPIO PTOR PTTO(x)
(((uint32 t)(((uint32 t)(x))<<GPIO PTOR PTTO SHIFT))&GPIO PTOR PTTO MASK)
/* PDIR Bit Fields */
#define GPIO PDIR PDI MASK
                                                0xFFFFFFFFu
#define GPIO PDIR PDI SHIFT
                                                0
#define GPIO PDIR PDI WIDTH
                                                32
#define GPIO PDIR PDI(x)
(((uint32 t)(((uint32 t)(x))<<GPIO PDIR PDI SHIFT))&GPIO PDIR PDI MASK)
/* PDDR Bit Fields */
#define GPIO PDDR PDD MASK
                                                0xFFFFFFFFu
#define GPIO PDDR PDD SHIFT
                                                Ω
#define GPIO PDDR PDD WIDTH
                                                32
#define GPIO PDDR PDD(x)
(((uint32 t)(((uint32 t)(x))<<GPIO PDDR PDD SHIFT))&GPIO PDDR PDD MASK)
```

```
/*!
* @ }
*/ /* end of group GPIO Register Masks */
/* GPIO - Peripheral instance base addresses */
/** Peripheral GPIOA base address */
#define GPIOA BASE
                                                (0x400FF000u)
/** Peripheral GPIOA base pointer */
#define GPIOA
                                                ((GPIO Type
*)GPIOA BASE)
#define GPIOA BASE PTR
                                                (GPIOA)
/** Peripheral GPIOB base address */
#define GPIOB BASE
                                                (0x400FF040u)
/** Peripheral GPIOB base pointer */
#define GPIOB
                                                ((GPIO_Type
*)GPIOB BASE)
#define GPIOB BASE PTR
                                                (GPIOB)
/** Peripheral GPIOC base address */
#define GPIOC BASE
                                                (0x400FF080u)
/** Peripheral GPIOC base pointer */
#define GPIOC
                                                ((GPIO Type
*)GPIOC BASE)
#define GPIOC BASE PTR
                                                (GPIOC)
/** Peripheral GPIOD base address */
#define GPIOD BASE
                                                (0x400FF0C0u)
/** Peripheral GPIOD base pointer */
#define GPIOD
                                                ((GPIO Type
*)GPIOD BASE)
#define GPIOD BASE PTR
                                                (GPIOD)
/** Peripheral GPIOE base address */
#define GPIOE BASE
                                                (0x400FF100u)
/** Peripheral GPIOE base pointer */
#define GPIOE
                                                ((GPIO Type
*)GPIOE BASE)
#define GPIOE BASE PTR
                                                (GPIOE)
/** Array initializer of GPIO peripheral base addresses */
#define GPIO BASE ADDRS
                                                { GPIOA BASE,
GPIOB BASE, GPIOC BASE, GPIOD BASE, GPIOE BASE }
/** Array initializer of GPIO peripheral base pointers */
#define GPIO BASE PTRS
                                                { GPIOA, GPIOB, GPIOC,
GPIOD, GPIOE }
/* -----
   -- GPIO - Register accessor macros
---- */
* @addtogroup GPIO Register Accessor Macros GPIO - Register accessor
macros
* @ {
*/
/* GPIO - Register instance definitions */
/* GPIOA */
#define GPIOA PDOR
                                                GPIO PDOR REG(GPIOA)
```

```
#define GPIOA PSOR
                                                  GPIO PSOR REG(GPIOA)
#define GPIOA PCOR
                                                  GPIO PCOR REG(GPIOA)
                                                  GPIO_PTOR REG(GPIOA)
#define GPIOA PTOR
#define GPIOA PDIR
                                                  GPIO_PDIR_REG(GPIOA)
#define GPIOA PDDR
                                                  GPIO PDDR REG(GPIOA)
/* GPIOB */
#define GPIOB PDOR
                                                  GPIO PDOR REG(GPIOB)
#define GPIOB PSOR
                                                  GPIO PSOR REG(GPIOB)
#define GPIOB PCOR
                                                  GPIO PCOR REG(GPIOB)
#define GPIOB PTOR
                                                  GPIO PTOR REG(GPIOB)
#define GPIOB PDIR
                                                  GPIO PDIR REG(GPIOB)
#define GPIOB PDDR
                                                  GPIO PDDR REG(GPIOB)
/* GPIOC */
#define GPIOC PDOR
                                                  GPIO PDOR REG(GPIOC)
#define GPIOC PSOR
                                                  GPIO PSOR REG(GPIOC)
#define GPIOC PCOR
                                                  GPIO PCOR REG(GPIOC)
#define GPIOC PTOR
                                                  GPIO PTOR REG(GPIOC)
#define GPIOC PDIR
                                                  GPIO PDIR REG(GPIOC)
#define GPIOC PDDR
                                                  GPIO PDDR REG(GPIOC)
/* GPIOD */
#define GPIOD PDOR
                                                  GPIO PDOR REG(GPIOD)
#define GPIOD PSOR
                                                  GPIO PSOR REG(GPIOD)
#define GPIOD PCOR
                                                  GPIO PCOR REG(GPIOD)
#define GPIOD PTOR
                                                  GPIO PTOR REG(GPIOD)
#define GPIOD PDIR
                                                  GPIO PDIR REG(GPIOD)
#define GPIOD PDDR
                                                  GPIO PDDR REG(GPIOD)
/* GPIOE */
#define GPIOE PDOR
                                                  GPIO PDOR REG(GPIOE)
#define GPIOE PSOR
                                                  GPIO PSOR REG(GPIOE)
#define GPIOE PCOR
                                                  GPIO PCOR REG(GPIOE)
#define GPIOE PTOR
                                                  GPIO PTOR REG(GPIOE)
#define GPIOE PDIR
                                                  GPIO PDIR REG(GPIOE)
#define GPIOE PDDR
                                                  GPIO_PDDR REG(GPIOE)
/*!
* @}
 */ /* end of group GPIO Register Accessor Macros */
/*!
* @ }
 */ /* end of group GPIO Peripheral Access Layer */
   -- I2C Peripheral Access Layer
---- */
 * @addtogroup I2C Peripheral Access Layer I2C Peripheral Access Layer
 * @ {
 */
/** I2C - Register Layout Typedef */
typedef struct {
 IO uint8 t A1;
                                                   /**< I2C Address
Register 1, offset: 0x0 */
```

```
IO uint8_t F;
                                              /**< I2C Frequency
Divider register, offset: 0x1 */
  __IO uint8_t C1;
                                               /**< I2C Control
Register 1, offset: 0x2 */
 IO uint8 t S;
                                               /**< I2C Status
register, offset: 0x3 */
 IO uint8 t D;
                                               /**< I2C Data I/O
register, offset: 0x4 */
 IO uint8 t C2;
                                               /**< I2C Control
Register 2, offset: 0x5 */
 IO uint8 t FLT;
                                               /**< I2C Programmable
Input Glitch Filter register, offset: 0x6 */
 IO uint8 t RA;
                                               /**< I2C Range Address
register, offset: 0x7 */
                                               /**< I2C SMBus Control
  IO uint8 t SMB;
and Status register, offset: 0x8 */
  __IO uint8_t A2;
                                              /**< I2C Address
Register 2, offset: 0x9 */
 IO uint8 t SLTH;
                                              /**< I2C SCL Low
Timeout Register High, offset: 0xA */
 IO uint8 t SLTL;
                                              /**< I2C SCL Low
Timeout Register Low, offset: 0xB */
} I2C Type, *I2C MemMapPtr;
/* -----
  -- I2C - Register accessor macros
  ______
----- */
/*!
* @addtogroup I2C Register Accessor Macros I2C - Register accessor
macros
* @ {
 */
/* I2C - Register accessors */
#define I2C_A1_REG(base)
                                             ((base) ->A1)
#define I2C F REG(base)
                                             ((base)->F)
#define I2C C1 REG(base)
                                             ((base) ->C1)
#define I2C S REG(base)
                                             ((base) ->S)
#define I2C D REG(base)
                                             ((base)->D)
#define I2C_C2_REG(base)
#define I2C_FLT_REG(base)
                                             ((base) -> C2)
                                             ((base)->FLT)
#define I2C_RA_REG(base)
                                             ((base)->RA)
#define I2C_SMB_REG(base)
                                             ((base)->SMB)
#define I2C A2 REG(base)
                                             ((base)->A2)
#define I2C SLTH REG(base)
                                             ((base)->SLTH)
#define I2C SLTL REG(base)
                                             ((base)->SLTL)
/*!
* @ }
 */ /* end of group I2C Register Accessor Macros */
/* -----
  -- I2C Register Masks
```

```
/*!
* @addtogroup I2C Register Masks I2C Register Masks
* @ {
*/
/* A1 Bit Fields */
#define I2C_A1_AD_MASK
#define I2C_A1_AD_SHIFT
                                                    0xFEu
                                                    1
                                                    7
#define I2C_A1_AD_WIDTH
#define I2C A1 AD(x)
(((uint8 t)(((uint8 t)(x))<<I2C A1 AD SHIFT))&I2C A1 AD MASK)
/* F Bit Fields */
#define I2C F ICR MASK
                                                    0x3Fu
#define I2C F ICR SHIFT
                                                    0
#define I2C F ICR WIDTH
                                                    6
#define I2C F ICR(x)
(((uint8 t)(((uint8 t)(x))<<12C F ICR SHIFT))&I2C F ICR MASK)
#define I2C F MULT MASK
                                                    0xC0u
#define I2C_F_MULT SHIFT
                                                    6
#define I2C F MULT WIDTH
                                                    2
#define I2C F MULT(x)
(((uint8 t)(((uint8 t)(x))<<12C F MULT SHIFT))&12C F MULT MASK)
/* C1 Bit Fields */
#define I2C C1 DMAEN MASK
                                                    0x1u
#define I2C C1 DMAEN_SHIFT
                                                    0
#define I2C C1 DMAEN WIDTH
                                                    1
#define I2C C1 DMAEN(x)
(((uint8 t)(((uint8 t)(x))<<I2C C1 DMAEN SHIFT))&I2C C1 DMAEN MASK)
#define I2C C1 WUEN MASK
                                                    0x2u
#define I2C C1 WUEN SHIFT
                                                    1
#define I2C C1 WUEN WIDTH
#define I2C C1 WUEN(x)
(((uint8 t)(((uint8 t)(x)) << I2C C1 WUEN SHIFT)) & I2C C1 WUEN MASK)
#define I2C_C1_RSTA_MASK
                                                    0x4u
#define I2C_C1_RSTA_SHIFT
                                                    2
#define I2C_C1_RSTA_WIDTH
                                                    1
#define I2C C1 RSTA(x)
(((uint8 t)(((uint8 t)(x))<<I2C C1 RSTA SHIFT))&I2C C1 RSTA MASK)
#define I2C C1 TXAK MASK
                                                    0x8u
#define I2C C1 TXAK SHIFT
                                                    3
#define I2C_C1_TXAK_WIDTH
#define I2C_C1_TXAK(x)
                                                    1
(((uint8_t)(((uint8_t)(x))<<I2C_C1_TXAK_SHIFT))&I2C_C1_TXAK_MASK)
#define I2C C1 TX MASK
                                                    0x10u
                                                    4
#define I2C C1 TX SHIFT
#define I2C C1 TX WIDTH
#define I2C C1 TX(x)
(((uint8 t)(((uint8 t)(x))<<I2C C1 TX SHIFT))&I2C C1 TX MASK)
#define I2C C1 MST MASK
                                                    0x20u
#define I2C_C1_MST_SHIFT
                                                    5
#define I2C_C1_MST_WIDTH
#define I2C C1 MST(x)
(((uint8 t) (((uint8 t) (x)) << I2C C1 MST SHIFT)) & I2C C1 MST MASK)
#define I2C C1 IICIE MASK
                                                    0x40u
#define I2C C1 IICIE SHIFT
                                                    6
#define I2C C1 IICIE WIDTH
                                                    1
```

```
#define I2C C1 IICIE(x)
(((uint8 t)(((uint8 t)(x))<<I2C C1 IICIE SHIFT))&I2C C1 IICIE MASK)
#define I2C_C1_IICEN_MASK
                                                   0x80u
#define I2C_C1_IICEN_SHIFT
                                                   7
#define I2C C1 IICEN WIDTH
                                                   1
#define I2C C1 IICEN(x)
(((uint8 t)(((uint8 t)(x)) << I2C C1 IICEN SHIFT)) & I2C C1 IICEN MASK)
/* S Bit Fields */
#define I2C S RXAK MASK
                                                   0x1u
#define I2C S RXAK SHIFT
                                                   \cap
#define I2C S RXAK WIDTH
                                                   1
#define I2C S RXAK(x)
(((uint8 t)(((uint8 t)(x))<<I2C S RXAK SHIFT))&I2C S RXAK MASK)
#define I2C S IICIF MASK
                                                   0x2u
                                                   1
#define I2C S IICIF SHIFT
#define I2C S IICIF WIDTH
                                                   1
#define I2C S IICIF(x)
(((uint8 t) (((uint8 t)(x)) << I2C S IICIF SHIFT)) & I2C S IICIF MASK)
#define I2C S SRW MASK
                                                   0x4u
#define I2C S SRW SHIFT
                                                   2
#define I2C_S_SRW_WIDTH
#define I2C S SRW(x)
(((uint8_t)(((uint8_t)(x)) << I2C S SRW SHIFT))&I2C S SRW MASK)
#define I2C S RAM MASK
                                                   0x8u
#define I2C S RAM SHIFT
                                                   3
#define I2C S RAM WIDTH
                                                   1
#define I2C S RAM(x)
(((uint8 t)(((uint8 t)(x)) << I2C S RAM SHIFT)) & I2C S RAM MASK)
#define I2C S ARBL MASK
                                                   0x10u
#define I2C_S_ARBL_SHIFT
                                                   4
                                                   1
#define I2C S ARBL WIDTH
#define I2C S ARBL(x)
(((uint8 t)(((uint8 t)(x))<<I2C S ARBL SHIFT))&I2C S ARBL MASK)
#define I2C S BUSY MASK
                                                   0x20u
#define I2C S BUSY SHIFT
                                                   5
#define I2C_S_BUSY_WIDTH
                                                   1
#define I2C S BUSY(x)
(((uint8_t)(((uint8_t)(x))<<I2C_S_BUSY_SHIFT))&I2C_S_BUSY_MASK)
#define I2C S IAAS MASK
                                                   0x40u
#define I2C S IAAS SHIFT
                                                   6
#define I2C S IAAS WIDTH
                                                   1
#define I2C S IAAS(x)
(((uint8 t)(((uint8 t)(x))<<I2C S IAAS SHIFT))&I2C S IAAS MASK)
#define I2C S TCF MASK
                                                   0x80u
#define I2C_S_TCF_SHIFT
                                                   7
                                                   1
#define I2C_S_TCF_WIDTH
#define I2C S TCF(x)
(((uint8 t)(((uint8 t)(x))<<12C S TCF SHIFT))&12C S TCF MASK)
/* D Bit Fields */
#define I2C D DATA MASK
                                                   0xFFu
#define I2C D DATA SHIFT
                                                   0
#define I2C D DATA WIDTH
                                                   8
#define I2C D DATA(x)
(((uint8 t)(((uint8 t)(x))<<I2C D DATA SHIFT))&I2C D DATA MASK)
/* C2 Bit Fields */
#define I2C C2 AD MASK
                                                   0x7u
                                                   0
#define I2C C2 AD SHIFT
#define I2C C2 AD WIDTH
                                                   3
#define I2C C2 AD(x)
(((uint8 t)(((uint8 t)(x))<<12C C2 AD SHIFT))&12C C2 AD MASK)
```

```
#define I2C C2 RMEN MASK
                                                   0x8u
#define I2C C2 RMEN SHIFT
                                                   3
#define I2C_C2_RMEN_WIDTH
                                                   1
#define I2C_C2_RMEN(x)
(((uint8 t)(((uint8 t)(x))<<I2C C2 RMEN SHIFT))&I2C C2 RMEN MASK)
#define I2C C2 SBRC MASK
                                                   0x10u
#define I2C C2 SBRC SHIFT
                                                   4
#define I2C C2 SBRC WIDTH
                                                   1
#define I2C C2 SBRC(x)
(((uint8 t)(((uint8 t)(x)) << I2C C2 SBRC SHIFT)) & I2C C2 SBRC MASK)
#define I2C C2 HDRS MASK
                                                   0x20u
#define I2C_C2_HDRS_SHIFT
                                                   5
                                                   1
#define I2C_C2_HDRS_WIDTH
#define I2C C2 HDRS(x)
(((uint8 t)(((uint8 t)(x))<<I2C C2 HDRS SHIFT))&I2C C2 HDRS MASK)
#define I2C C2 ADEXT MASK
#define I2C C2 ADEXT SHIFT
                                                   6
#define I2C C2 ADEXT WIDTH
                                                   1
#define I2C C2 ADEXT(x)
(((uint8 t)(((uint8 t)(x))<<I2C C2 ADEXT SHIFT))&I2C C2 ADEXT MASK)
#define I2C C2 GCAEN MASK
                                                   0x80u
#define I2C C2 GCAEN SHIFT
                                                   7
                                                   1
#define I2C C2 GCAEN WIDTH
#define I2C C2 GCAEN(x)
(((uint8 t)(((uint8 t)(x)) << I2C C2 GCAEN SHIFT)) & I2C C2 GCAEN MASK)
/* FLT Bit Fields */
#define I2C FLT FLT MASK
                                                   0x1Fu
#define I2C FLT FLT SHIFT
                                                   0
#define I2C_FLT_FLT_WIDTH
                                                   5
#define I2C FLT FLT(x)
(((uint8 t) (((uint8 t) (x)) << I2C FLT FLT SHIFT)) & I2C FLT FLT MASK)
#define I2C FLT STOPIE MASK
                                                   0x20u
#define I2C FLT STOPIE SHIFT
                                                   5
#define I2C FLT STOPIE WIDTH
#define I2C FLT STOPIE(x)
(((uint8 t)(((uint8 t)(x)) << I2C FLT STOPIE SHIFT)) & I2C FLT STOPIE MASK)
#define I2C_FLT_STOPF_MASK
                                                   0x40u
#define I2C_FLT_STOPF_SHIFT
                                                   6
#define I2C_FLT_STOPF_WIDTH
                                                   1
#define I2C FLT STOPF(x)
(((uint8 t) (((uint8 t)(x)) << I2C FLT STOPF SHIFT)) & I2C FLT STOPF MASK)
#define I2C FLT SHEN MASK
                                                   0x80u
#define I2C FLT SHEN SHIFT
                                                   7
#define I2C FLT SHEN WIDTH
                                                   1
#define I2C_FLT_SHEN(x)
(((uint8\_t)(((uint8\_t)(x)) << I2C\_FLT\_SHEN\_SHIFT)) \& I2C\_FLT\_SHEN \ MASK)
/* RA Bit Fields */
#define I2C RA RAD MASK
                                                   0xFEu
#define I2C RA RAD SHIFT
                                                   1
#define I2C RA RAD WIDTH
                                                   7
#define I2C RA RAD(x)
(((uint8 t)(((uint8 t)(x))<<I2C RA RAD SHIFT))&I2C RA RAD MASK)
/* SMB Bit Fields */
#define I2C_SMB_SHTF2IE_MASK
                                                   0x1u
#define I2C_SMB_SHTF2IE_SHIFT
                                                   0
#define I2C SMB SHTF2IE WIDTH
                                                   1
#define I2C SMB SHTF2IE(x)
(((uint8 t)(((uint8 t)(x))<<I2C SMB SHTF2IE SHIFT))&I2C SMB SHTF2IE MASK)
#define I2C SMB SHTF2 MASK
                                                   0x2u
#define I2C SMB SHTF2 SHIFT
                                                   1
```

```
#define I2C SMB SHTF2 WIDTH
                                                   1
#define I2C SMB SHTF2(x)
(((uint8 t)(((uint8 t)(x))<<I2C SMB SHTF2 SHIFT))&I2C SMB SHTF2 MASK)
#define I2C_SMB_SHTF1_MASK
                                                   0x4u
#define I2C SMB SHTF1 SHIFT
#define I2C SMB SHTF1 WIDTH
                                                   1
#define I2C SMB SHTF1(x)
(((uint8 t)(((uint8 t)(x)) << I2C SMB SHTF1 SHIFT)) & I2C SMB SHTF1 MASK)
#define I2C SMB SLTF MASK
                                                   0x8u
#define I2C SMB SLTF SHIFT
                                                   3
#define I2C_SMB_SLTF_WIDTH
                                                   1
#define I2C SMB SLTF(x)
(((uint8 t)(((uint8 t)(x))<<I2C SMB SLTF SHIFT))&I2C SMB SLTF MASK)
#define I2C SMB TCKSEL MASK
                                                   0x10u
#define I2C SMB TCKSEL SHIFT
                                                   4
#define I2C SMB TCKSEL WIDTH
                                                   1
#define I2C SMB TCKSEL(x)
(((uint8 t) (((uint8 t) (x)) << I2C SMB TCKSEL SHIFT)) & I2C SMB TCKSEL MASK)
#define I2C SMB SIICAEN MASK
                                                   0x20u
#define I2C SMB SIICAEN SHIFT
                                                   5
#define I2C_SMB_SIICAEN_WIDTH
#define I2C SMB SIICAEN(x)
(((uint8 t)(((uint8 t)(x)) << I2C SMB SIICAEN SHIFT)) & I2C SMB SIICAEN MASK)
#define I2C SMB ALERTEN MASK
                                                   0 \times 40 u
#define I2C SMB ALERTEN SHIFT
                                                   6
#define I2C SMB ALERTEN WIDTH
                                                   1
#define I2C SMB ALERTEN(x)
(((uint8 t)(((uint8 t)(x))<<I2C SMB ALERTEN SHIFT))&I2C SMB ALERTEN MASK)
#define I2C_SMB_FACK_MASK
                                                   0x80u
#define I2C_SMB_FACK_SHIFT
                                                   7
                                                   1
#define I2C SMB FACK WIDTH
#define I2C SMB FACK(x)
(((uint8 t)(((uint8 t)(x))<<I2C SMB FACK SHIFT))&I2C_SMB_FACK_MASK)
/* A2 Bit Fields */
#define I2C A2 SAD MASK
                                                   0xFEu
#define I2C A2 SAD SHIFT
                                                   1
                                                   7
#define I2C_A2_SAD_WIDTH
#define I2C_A2_SAD(x)
(((uint8 t)(((uint8 t)(x))<<I2C A2 SAD SHIFT))&I2C A2 SAD MASK)
/* SLTH Bit Fields */
#define I2C SLTH SSLT MASK
                                                   0xFFu
#define I2C SLTH SSLT SHIFT
                                                   0
#define I2C SLTH SSLT WIDTH
                                                   8
#define I2C SLTH SSLT(x)
(((uint8 t)(((uint8 t)(x)) << I2C SLTH SSLT SHIFT)) & I2C SLTH SSLT MASK)
/* SLTL Bit Fields */
#define I2C SLTL SSLT MASK
                                                   0xFFu
#define I2C SLTL SSLT SHIFT
                                                   0
#define I2C SLTL SSLT WIDTH
                                                   8
#define I2C SLTL SSLT(x)
(((uint8 t)(((uint8 t)(x))<<I2C SLTL SSLT SHIFT))&I2C SLTL SSLT MASK)
/*!
* @ }
*/ /* end of group I2C Register Masks */
/* I2C - Peripheral instance base addresses */
/** Peripheral I2C0 base address */
#define I2C0 BASE
                                                   (0x40066000u)
```

```
/** Peripheral I2C0 base pointer */
                                                 ((I2C Type *)I2C0_BASE)
#define I2C0
#define I2C0 BASE PTR
                                                 (I2CO)
/** Peripheral I2C1 base address */
#define I2C1 BASE
                                                 (0x40067000u)
/** Peripheral I2C1 base pointer */
                                                 ((I2C Type *)I2C1 BASE)
#define I2C1
#define I2C1 BASE PTR
/** Array initializer of I2C peripheral base addresses */
#define I2C BASE ADDRS
                                                { I2C0 BASE, I2C1 BASE }
/** Array initializer of I2C peripheral base pointers */
#define I2C BASE PTRS
                                                { I2C0, I2C1 }
/* -----
   -- I2C - Register accessor macros
---- */
/*!
 * @addtogroup I2C Register Accessor Macros I2C - Register accessor
macros
* @ {
*/
/* I2C - Register instance definitions */
/* I2C0 */
#define I2C0 A1
                                                12C A1 REG(I2C0)
                                                I2C_F_REG(I2C0)
#define I2C0 F
                                                I2C C1 REG(I2C0)
#define I2C0 C1
#define I2C0 S
                                                I2C S REG(I2C0)
#define I2C0 D
                                                I2C D REG(I2C0)
#define I2C0 C2
                                                I2C C2 REG(I2C0)
                                                I2C FLT REG(I2C0)
#define I2C0 FLT
                                                I2C RA REG(I2C0)
#define I2C0 RA
#define I2C0 SMB
                                                I2C SMB REG(I2C0)
                                                I2C_A2 REG(I2C0)
#define I2C0_A2
                                                I2C SLTH REG(I2C0)
#define I2C0 SLTH
#define I2C0 SLTL
                                                I2C SLTL REG(I2C0)
/* I2C1 */
#define I2C1 A1
                                                I2C A1 REG(I2C1)
                                                I2C F REG(I2C1)
#define I2C1 F
#define I2C1 C1
                                                I2C C1 REG(I2C1)
                                                I2C_S_REG(I2C1)
#define I2C1 S
#define I2C1 D
                                                I2C_D_REG(I2C1)
#define I2C1 C2
                                                I2C C2 REG(I2C1)
                                                12C FLT REG(12C1)
#define I2C1 FLT
#define I2C1 RA
                                                I2C RA REG(I2C1)
#define I2C1 SMB
                                                I2C SMB REG(I2C1)
#define I2C1 A2
                                                I2C A2 REG(I2C1)
#define I2C1 SLTH
                                                I2C SLTH REG(I2C1)
#define I2C1 SLTL
                                                I2C SLTL REG(I2C1)
/*!
 * @ }
 ^{*}/ /* end of group I2C Register Accessor Macros ^{*}/
```

```
* @ }
*/ /* end of group I2C Peripheral Access Layer */
_____
  -- LLWU Peripheral Access Layer
  ______
---- */
/*!
* @addtogroup LLWU Peripheral Access Layer LLWU Peripheral Access Layer
 * @ {
* /
/** LLWU - Register Layout Typedef */
typedef struct {
 IO uint8 t PE1;
                                               /**< LLWU Pin Enable 1
register, offset: 0x0 */
 IO uint8 t PE2;
                                               /**< LLWU Pin Enable 2
register, offset: 0x1 */
 IO uint8 t PE3;
                                               /**< LLWU Pin Enable 3
register, offset: 0x2 */
 IO uint8 t PE4;
                                               /**< LLWU Pin Enable 4
register, offset: 0x3 */
 IO uint8 t ME;
                                               /**< LLWU Module
Enable register, offset: 0x4 */
                                               /**< LLWU Flag 1
 IO uint8 t F1;
register, offset: 0x5 */
  IO uint8 t F2;
                                               /**< LLWU Flag 2
register, offset: 0x6 */
 I uint8 t F3;
                                               /**< LLWU Flag 3
register, offset: 0x7 */
 IO uint8 t FILT1;
                                               /**< LLWU Pin Filter 1
register, offset: 0x8 */
IO uint8 t FILT2;
                                               /**< LLWU Pin Filter 2
register, offset: 0x9 */
} LLWU_Type, *LLWU_MemMapPtr;
/* -----
  -- LLWU - Register accessor macros
---- */
/*!
* @addtogroup LLWU Register Accessor Macros LLWU - Register accessor
macros
* @ {
*/
/* LLWU - Register accessors */
                                             ((base) ->PE1)
#define LLWU_PE1_REG(base)
                                             ((base) ->PE2)
#define LLWU PE2 REG(base)
#define LLWU PE3 REG(base)
                                             ((base) ->PE3)
#define LLWU PE4 REG(base)
                                             ((base)->PE4)
#define LLWU ME REG(base)
                                             ((base) ->ME)
#define LLWU_F1_REG(base)
                                             ((base)->F1)
#define LLWU F2 REG(base)
                                              ((base) -> F2)
```

```
#define LLWU F3 REG(base)
                                                ((base)->F3)
#define LLWU FILT1 REG(base)
                                                 ((base)->FILT1)
#define LLWU FILT2 REG(base)
                                                 ((base) ->FILT2)
/*!
* @}
*/ /* end of group LLWU Register Accessor Macros */
/* -----
  -- LLWU Register Masks
---- */
/*!
 * @addtogroup LLWU Register Masks LLWU Register Masks
*/
/* PE1 Bit Fields */
#define LLWU PE1 WUPE0 MASK
                                                0x3u
#define LLWU PE1 WUPE0 SHIFT
                                                \cap
#define LLWU PE1 WUPE0 WIDTH
#define LLWU PE1 WUPE0(x)
(((uint8 t)(((uint8 t)(x))<<LLWU PE1 WUPE0 SHIFT))&LLWU PE1 WUPE0 MASK)
#define LLWU PE1 WUPE1 MASK
                                                0xCu
#define LLWU PE1 WUPE1 SHIFT
#define LLWU PE1 WUPE1 WIDTH
#define LLWU PE1 WUPE1(x)
(((uint8 t)(((uint8 t)(x))<<LLWU PE1 WUPE1 SHIFT))&LLWU PE1 WUPE1 MASK)
#define LLWU PE1 WUPE2 MASK
                                                0x30u
#define LLWU PE1 WUPE2 SHIFT
#define LLWU PE1 WUPE2 WIDTH
#define LLWU_PE1_WUPE2(x)
(((uint8 t)(((uint8 t)(x)) << LLWU PE1 WUPE2 SHIFT)) &LLWU PE1 WUPE2 MASK)
#define LLWU PE1 WUPE3 MASK
                                                0xC0u
#define LLWU_PE1_WUPE3_SHIFT
                                                6
#define LLWU_PE1_WUPE3_WIDTH
#define LLWU PE1 WUPE3(x)
(((uint8 t)(((uint8 t)(x))<<LLWU PE1 WUPE3 SHIFT))&LLWU PE1 WUPE3 MASK)
/* PE2 Bit Fields */
#define LLWU PE2 WUPE4 MASK
                                                0 \times 311
#define LLWU PE2 WUPE4 SHIFT
                                                \cap
#define LLWU_PE2_WUPE4 WIDTH
#define LLWU_PE2_WUPE4(x)
(((uint8 t)(((uint8 t)(x))<<LLWU PE2 WUPE4 SHIFT))&LLWU PE2 WUPE4 MASK)
#define LLWU PE2 WUPE5 MASK
                                               0xCu
#define LLWU PE2 WUPE5 SHIFT
                                                2
#define LLWU PE2 WUPE5 WIDTH
#define LLWU PE2 WUPE5(x)
(((uint8 t)(((uint8 t)(x))<<LLWU PE2 WUPE5 SHIFT))&LLWU PE2 WUPE5 MASK)
#define LLWU PE2 WUPE6 MASK
                                                0x30u
#define LLWU_PE2_WUPE6_SHIFT
#define LLWU_PE2_WUPE6_WIDTH
#define LLWU PE2 WUPE6(x)
(((uint8 t)(((uint8 t)(x))<<LLWU PE2 WUPE6 SHIFT))&LLWU PE2 WUPE6 MASK)
#define LLWU PE2 WUPE7 MASK
                                                0xC0u
#define LLWU PE2 WUPE7 SHIFT
                                                6
#define LLWU PE2 WUPE7 WIDTH
                                                2
```

```
#define LLWU PE2 WUPE7(x)
(((uint8 t)(((uint8 t)(x))<<LLWU PE2 WUPE7 SHIFT))&LLWU PE2 WUPE7 MASK)
/* PE3 Bit Fields */
#define LLWU PE3 WUPE8 MASK
                                                  0x3u
#define LLWU PE3 WUPE8 SHIFT
                                                  0
#define LLWU PE3 WUPE8 WIDTH
                                                  2
#define LLWU PE3 WUPE8(x)
(((uint8 t)(((uint8 t)(x))<<LLWU PE3 WUPE8 SHIFT))&LLWU PE3 WUPE8 MASK)
#define LLWU PE3 WUPE9 MASK
                                                  0xC11
#define LLWU PE3 WUPE9 SHIFT
                                                  2
#define LLWU PE3 WUPE9 WIDTH
                                                  2
#define LLWU PE3 WUPE9(x)
(((uint8 t)(((uint8 t)(x))<<LLWU PE3 WUPE9 SHIFT))&LLWU PE3 WUPE9 MASK)
#define LLWU PE3 WUPE10 MASK
                                                  0x30u
#define LLWU PE3 WUPE10 SHIFT
                                                  4
                                                  2
#define LLWU PE3 WUPE10 WIDTH
#define LLWU PE3 WUPE10(x)
(((uint8 t)(((uint8 t)(x))<<LLWU PE3 WUPE10 SHIFT))&LLWU PE3 WUPE10 MASK)
#define LLWU PE3 WUPE11 MASK
                                                  0xC0u
#define LLWU PE3 WUPE11 SHIFT
#define LLWU PE3 WUPE11 WIDTH
#define LLWU PE3 WUPE11(x)
(((uint8 t)(((uint8 t)(x))<<LLWU PE3 WUPE11 SHIFT))&LLWU PE3 WUPE11 MASK)
/* PE4 Bit Fields */
#define LLWU PE4 WUPE12 MASK
                                                  0x3u
#define LLWU PE4 WUPE12 SHIFT
                                                  0
#define LLWU PE4 WUPE12 WIDTH
                                                  2
#define LLWU PE4 WUPE12(x)
(((uint8 t)(((uint8 t)(x)) << LLWU PE4 WUPE12 SHIFT)) & LLWU PE4 WUPE12 MASK)
#define LLWU PE4 WUPE13 MASK
                                                  0xCu
#define LLWU PE4 WUPE13 SHIFT
                                                  2
#define LLWU PE4 WUPE13 WIDTH
#define LLWU PE4 WUPE13(x)
(((uint8 t)(((uint8 t)(x))<<LLWU PE4 WUPE13 SHIFT))&LLWU PE4 WUPE13 MASK)
#define LLWU PE4 WUPE14 MASK
                                                  0x30u
#define LLWU PE4 WUPE14 SHIFT
                                                  4
#define LLWU PE4 WUPE14 WIDTH
                                                  2
#define LLWU_PE4_WUPE14(x)
(((uint8 t)(((uint8 t)(x)) << LLWU PE4 WUPE14 SHIFT)) & LLWU PE4 WUPE14 MASK)
#define LLWU PE4 WUPE15 MASK
                                                  0xC0u
#define LLWU PE4 WUPE15 SHIFT
                                                  6
#define LLWU PE4 WUPE15 WIDTH
                                                  2
#define LLWU PE4 WUPE15(x)
(((uint8 t)(((uint8 t)(x))<<LLWU PE4 WUPE15 SHIFT))&LLWU PE4 WUPE15 MASK)
/* ME Bit Fields */
#define LLWU_ME_WUME0_MASK
                                                  0x1u
#define LLWU ME WUMEO SHIFT
                                                  0
#define LLWU ME WUME0 WIDTH
                                                  1
#define LLWU ME WUME0(x)
(((uint8 t)(((uint8 t)(x))<<LLWU ME WUME0 SHIFT))&LLWU ME WUME0 MASK)
#define LLWU ME WUME1 MASK
                                                  0x2u
#define LLWU ME WUME1 SHIFT
                                                  1
#define LLWU_ME_WUME1 WIDTH
#define LLWU ME WUME1(x)
(((uint8 t)(((uint8 t)(x))<<LLWU ME WUME1 SHIFT))&LLWU ME WUME1 MASK)
#define LLWU ME WUME2 MASK
                                                  0x4u
#define LLWU ME WUME2 SHIFT
                                                  2
#define LLWU ME WUME2 WIDTH
#define LLWU ME WUME2(x)
(((uint8 t)(((uint8 t)(x))<<LLWU ME WUME2 SHIFT))&LLWU ME WUME2 MASK)
```

```
#define LLWU ME WUME3 MASK
                                                  0x8u
#define LLWU ME WUME3 SHIFT
                                                   3
#define LLWU ME WUME3 WIDTH
                                                   1
#define LLWU_ME_WUME3(x)
(((uint8 t)(((uint8 t)(x))<<LLWU ME WUME3 SHIFT))&LLWU ME WUME3 MASK)
#define LLWU ME WUME4 MASK
                                                  0x10u
#define LLWU ME WUME4 SHIFT
#define LLWU ME WUME4 WIDTH
#define LLWU ME WUME4(x)
(((uint8 t)(((uint8 t)(x))<<LLWU ME WUME4 SHIFT))&LLWU ME WUME4 MASK)
#define LLWU ME WUME5 MASK
                                                   0x20u
#define LLWU ME WUME5 SHIFT
                                                   5
#define LLWU ME WUME5 WIDTH
#define LLWU ME WUME5(x)
(((uint8 t)(((uint8 t)(x))<<LLWU ME WUME5 SHIFT))&LLWU ME WUME5 MASK)
#define LLWU ME WUME6 MASK
#define LLWU ME WUME6 SHIFT
                                                   6
#define LLWU ME WUME6 WIDTH
                                                   1
#define LLWU ME WUME6(x)
(((uint8 t)(((uint8 t)(x))<<LLWU ME WUME6 SHIFT))&LLWU ME WUME6 MASK)
#define LLWU ME WUME7 MASK
                                                  0x80u
#define LLWU ME WUME7 SHIFT
                                                   7
#define LLWU ME WUME7 WIDTH
                                                   1
#define LLWU ME WUME7(x)
(((uint8 t)(((uint8 t)(x))<<LLWU ME WUME7 SHIFT))&LLWU ME WUME7 MASK)
/* F1 Bit Fields */
#define LLWU F1 WUF0 MASK
                                                   0x1u
#define LLWU F1 WUF0 SHIFT
                                                   0
#define LLWU F1 WUF0 WIDTH
                                                   1
#define LLWU F1 WUF0(x)
(((uint8 t)(((uint8 t)(x)) << LLWU F1 WUF0 SHIFT)) &LLWU F1 WUF0 MASK)
#define LLWU F1 WUF1 MASK
                                                  0x2u
#define LLWU F1 WUF1 SHIFT
                                                   1
#define LLWU F1 WUF1 WIDTH
#define LLWU F1 WUF1(x)
(((uint8 t)(((uint8 t)(x))<<LLWU F1 WUF1 SHIFT))&LLWU F1 WUF1 MASK)
#define LLWU F1 WUF2 MASK
                                                   0x4u
#define LLWU_F1_WUF2_SHIFT
                                                   2
                                                   1
#define LLWU_F1_WUF2_WIDTH
#define LLWU F1 WUF2(x)
(((uint8 t)(((uint8 t)(x)) << LLWU F1 WUF2 SHIFT)) &LLWU F1 WUF2 MASK)
#define LLWU F1 WUF3 MASK
                                                   0x8u
#define LLWU F1 WUF3 SHIFT
                                                   3
#define LLWU F1 WUF3 WIDTH
                                                   1
#define LLWU F1 WUF3(x)
(((uint8 t)(((uint8 t)(x)) << LLWU F1 WUF3 SHIFT)) &LLWU F1 WUF3 MASK)
#define LLWU F1 WUF4 MASK
                                                   0x10u
                                                   4
#define LLWU F1 WUF4 SHIFT
#define LLWU F1 WUF4 WIDTH
#define LLWU F1 WUF4(x)
(((uint8 t)(((uint8 t)(x)) \le LLWU F1 WUF4 SHIFT)) \& LLWU F1 WUF4 MASK)
#define LLWU F1 WUF\overline{5} MASK
                                                  0x20u
#define LLWU F1 WUF5 SHIFT
                                                   5
#define LLWU_F1_WUF5_WIDTH
                                                   1
#define LLWU F1 WUF5(x)
(((uint8 t)(((uint8 t)(x))<<LLWU F1 WUF5 SHIFT))&LLWU F1 WUF5 MASK)
#define LLWU F1 WUF6 MASK
                                                  0x40u
#define LLWU F1 WUF6 SHIFT
                                                   6
#define LLWU F1 WUF6 WIDTH
                                                   1
```

```
#define LLWU F1 WUF6(x)
(((uint8 t)(((uint8 t)(x)) << LLWU F1 WUF6 SHIFT)) &LLWU F1 WUF6 MASK)
#define LLWU_F1_WUF7_MASK
                                                   0x80u
#define LLWU_F1_WUF7_SHIFT
                                                   7
#define LLWU F1 WUF7 WIDTH
                                                   1
#define LLWU F1 WUF7(x)
(((uint8 t)(((uint8 t)(x)) << LLWU F1 WUF7 SHIFT)) &LLWU F1 WUF7 MASK)
/* F2 Bit Fields */
#define LLWU F2 WUF8 MASK
                                                   0x1u
#define LLWU F2 WUF8 SHIFT
                                                   \cap
#define LLWU F2 WUF8 WIDTH
                                                   1
#define LLWU F2 WUF8(x)
(((uint8 t)(((uint8 t)(x))<<LLWU F2 WUF8 SHIFT))&LLWU F2 WUF8 MASK)
#define LLWU F2 WUF9 MASK
                                                   0x2u
#define LLWU F2 WUF9 SHIFT
                                                   1
#define LLWU F2 WUF9 WIDTH
                                                   1
#define LLWU F2 WUF9(x)
(((uint8 t)(((uint8 t)(x))<<LLWU F2 WUF9 SHIFT))&LLWU F2 WUF9 MASK)
#define LLWU F2 WUF10 MASK
                                                   0x4u
#define LLWU F2 WUF10 SHIFT
                                                   2
#define LLWU F2 WUF10 WIDTH
#define LLWU F2 WUF10(x)
(((uint8 t)(((uint8 t)(x))<<LLWU F2 WUF10 SHIFT))&LLWU_F2_WUF10_MASK)
#define LLWU F2 WUF11 MASK
                                                   0x8u
#define LLWU F2 WUF11 SHIFT
                                                   3
#define LLWU F2 WUF11 WIDTH
                                                   1
#define LLWU F2 WUF11(x)
(((uint8 t)(((uint8 t)(x))<<LLWU F2 WUF11 SHIFT))&LLWU F2 WUF11 MASK)
#define LLWU F2 WUF12 MASK
                                                   0x10u
#define LLWU F2 WUF12 SHIFT
                                                   4
                                                   1
#define LLWU F2 WUF12 WIDTH
#define LLWU F2 WUF12(x)
(((uint8 t)(((uint8 t)(x)) << LLWU F2 WUF12 SHIFT)) & LLWU F2 WUF12 MASK)
#define LLWU F2 WUF13 MASK
                                                   0x20u
#define LLWU_F2_WUF13 SHIFT
                                                   5
#define LLWU F2 WUF13 WIDTH
                                                   1
#define LLWU F2 WUF13(x)
(((uint8 t)(((uint8 t)(x)) << LLWU F2 WUF13 SHIFT)) & LLWU F2 WUF13 MASK)
#define LLWU F2 WUF14 MASK
                                                   0x40u
#define LLWU F2 WUF14 SHIFT
                                                   6
#define LLWU F2 WUF14 WIDTH
                                                   1
#define LLWU F2 WUF14(x)
(((uint8 t)(((uint8 t)(x)) << LLWU F2 WUF14 SHIFT)) & LLWU F2 WUF14 MASK)
#define LLWU F2 WUF15 MASK
                                                   0x80u
#define LLWU F2 WUF15 SHIFT
                                                   7
#define LLWU_F2_WUF15_WIDTH
                                                   1
#define LLWU F2 WUF15(x)
(((uint8 t)(((uint8 t)(x))<<LLWU F2 WUF15 SHIFT))&LLWU F2 WUF15 MASK)
/* F3 Bit Fields */
#define LLWU F3 MWUF0 MASK
                                                   0x1u
#define LLWU F3 MWUF0 SHIFT
                                                   0
#define LLWU F3 MWUF0 WIDTH
                                                   1
#define LLWU F3 MWUF0(x)
(((uint8 t)(((uint8 t)(x))<<LLWU F3 MWUF0 SHIFT))&LLWU F3 MWUF0 MASK)
#define LLWU F3 MWUF1 MASK
                                                   0x2u
#define LLWU F3 MWUF1 SHIFT
                                                   1
                                                   1
#define LLWU F3 MWUF1 WIDTH
#define LLWU F3 MWUF1(x)
(((uint8 t)(((uint8 t)(x)) \le LLWU F3 MWUF1 SHIFT)) \& LLWU F3 MWUF1 MASK)
#define LLWU F3 MWUF2 MASK
                                                   0 \times 411
```

```
#define LLWU F3 MWUF2 SHIFT
                                                  2
#define LLWU F3 MWUF2 WIDTH
#define LLWU F3 MWUF2(x)
(((uint8 t)(((uint8 t)(x))<<LLWU F3 MWUF2 SHIFT))&LLWU F3 MWUF2 MASK)
#define LLWU F3 MWUF3 MASK
                                                  0x811
#define LLWU F3 MWUF3 SHIFT
                                                  3
#define LLWU F3 MWUF3 WIDTH
                                                  1
#define LLWU F3 MWUF3(x)
(((uint8 t)(((uint8 t)(x))<<LLWU F3 MWUF3 SHIFT))&LLWU F3 MWUF3 MASK)
#define LLWU F3 MWUF4 MASK
                                                  0x10u
#define LLWU F3 MWUF4 SHIFT
                                                   4
#define LLWU_F3_MWUF4_WIDTH
                                                   1
#define LLWU F3 MWUF4(x)
(((uint8 t)(((uint8 t)(x)) << LLWU F3 MWUF4 SHIFT)) & LLWU F3 MWUF4 MASK)
#define LLWU F3 MWUF5 MASK
                                                  0x20u
#define LLWU F3 MWUF5 SHIFT
                                                  5
#define LLWU F3 MWUF5 WIDTH
#define LLWU F3 MWUF5(x)
(((uint8 t)(((uint8 t)(x))<<LLWU F3 MWUF5 SHIFT))&LLWU F3 MWUF5 MASK)
#define LLWU F3 MWUF6 MASK
                                                  0x40u
#define LLWU F3 MWUF6 SHIFT
                                                   6
#define LLWU F3 MWUF6 WIDTH
                                                  1
#define LLWU F3_MWUF6(x)
(((uint8 t)(((uint8 t)(x))<<LLWU F3 MWUF6 SHIFT))&LLWU_F3_MWUF6_MASK)
#define LLWU F3 MWUF7 MASK
                                                  0x80u
#define LLWU F3 MWUF7 SHIFT
                                                  7
#define LLWU F3 MWUF7 WIDTH
                                                  1
#define LLWU F3 MWUF7(x)
(((uint8 t)(((uint8 t)(x))<<LLWU F3 MWUF7 SHIFT))&LLWU F3 MWUF7 MASK)
/* FILT1 Bit Fields */
                                                  0xFu
#define LLWU FILT1 FILTSEL MASK
#define LLWU FILT1 FILTSEL SHIFT
                                                  0
#define LLWU FILT1 FILTSEL WIDTH
                                                   4
#define LLWU FILT1 FILTSEL(x)
(((uint8 t)(((uint8 t)(x))<<LLWU FILT1 FILTSEL SHIFT))&LLWU FILT1 FILTSEL
MASK)
#define LLWU FILT1 FILTE MASK
                                                  0x60u
#define LLWU_FILT1_FILTE_SHIFT
                                                  5
                                                   2
#define LLWU FILT1 FILTE WIDTH
#define LLWU FILT1 FILTE(x)
(((uint8 t)(((uint8 t)(x)) << LLWU FILT1 FILTE SHIFT)) \& LLWU FILT1 FILTE MAS
K)
#define LLWU FILT1 FILTF MASK
                                                  0x8011
#define LLWU FILT1 FILTF SHIFT
                                                  7
#define LLWU_FILT1_FILTF_WIDTH
                                                  1
#define LLWU_FILT1_FILTF(x)
(((uint8 t)(((uint8 t)(x)) << LLWU FILT1 FILTF SHIFT)) &LLWU FILT1 FILTF MAS
K)
/* FILT2 Bit Fields */
#define LLWU FILT2 FILTSEL MASK
                                                  0xFu
#define LLWU_FILT2 FILTSEL SHIFT
                                                  0
#define LLWU FILT2 FILTSEL WIDTH
#define LLWU FILT2 FILTSEL(x)
(((uint8 t)(((uint8 t)(x)) << LLWU FILT2 FILTSEL SHIFT)) &LLWU FILT2 FILTSEL
MASK)
#define LLWU FILT2 FILTE MASK
                                                  0×6011
#define LLWU FILT2 FILTE SHIFT
                                                  5
#define LLWU FILT2 FILTE WIDTH
                                                  2
```

```
#define LLWU FILT2 FILTE(x)
(((uint8 t)(((uint8 t)(x))<<LLWU FILT2 FILTE SHIFT))&LLWU FILT2 FILTE MAS
#define LLWU FILT2 FILTF MASK
                                                0x80u
#define LLWU FILT2 FILTF SHIFT
#define LLWU FILT2 FILTF WIDTH
                                                1
#define LLWU FILT2 FILTF(x)
(((uint8 t)(((uint8 t)(x)) << LLWU FILT2 FILTF SHIFT)) &LLWU FILT2 FILTF MAS
K)
/*!
* @ }
*/ /* end of group LLWU Register Masks */
/* LLWU - Peripheral instance base addresses */
/** Peripheral LLWU base address */
#define LLWU BASE
                                                (0x4007C000u)
/** Peripheral LLWU base pointer */
#define LLWU
                                                ((LLWU Type *)LLWU BASE)
#define LLWU BASE PTR
                                                (LLWU)
/** Array initializer of LLWU peripheral base addresses */
#define LLWU BASE ADDRS
                                             { LLWU BASE }
/** Array initializer of LLWU peripheral base pointers */
#define LLWU BASE PTRS
                                                { LLWU }
/* -----
   -- LLWU - Register accessor macros
---- */
/ * !
* @addtogroup LLWU Register Accessor Macros LLWU - Register accessor
macros
* @ {
*/
/* LLWU - Register instance definitions */
/* LLWU */
#define LLWU PE1
                                               LLWU PE1 REG(LLWU)
                                               LLWU PE2 REG(LLWU)
#define LLWU PE2
#define LLWU PE3
                                                LLWU PE3 REG(LLWU)
                                                LLWU PE4 REG(LLWU)
#define LLWU PE4
#define LLWU ME
                                                LLWU ME REG(LLWU)
#define LLWU F1
                                                LLWU F1 REG(LLWU)
#define LLWU F2
                                               LLWU F2 REG(LLWU)
#define LLWU F3
                                               LLWU F3 REG(LLWU)
#define LLWU FILT1
                                               LLWU FILT1 REG(LLWU)
#define LLWU FILT2
                                               LLWU FILT2 REG(LLWU)
/*!
* @ }
 */ /* end of group LLWU Register Accessor Macros */
/*!
 * @ }
 ^{*}/ /* end of group LLWU Peripheral Access Layer ^{*}/
```

```
-- LPTMR Peripheral Access Layer
  ______
---- */
/ * !
* @addtogroup LPTMR Peripheral Access Layer LPTMR Peripheral Access
Layer
* @ {
*/
/** LPTMR - Register Layout Typedef */
typedef struct {
  __IO uint32 t CSR;
                                         /**< Low Power Timer
Control Status Register, offset: 0x0 */
 IO uint32 t PSR;
                                         /**< Low Power Timer
Prescale Register, offset: 0x4 */
 IO uint32 t CMR;
                                         /**< Low Power Timer
Compare Register, offset: 0x8 */
                                         /**< Low Power Timer
 IO uint32 t CNR;
Counter Register, offset: 0xC */
} LPTMR Type, *LPTMR MemMapPtr;
/* -----
  -- LPTMR - Register accessor macros
---- */
/*!
* @addtogroup LPTMR Register Accessor Macros LPTMR - Register accessor
macros
* @ {
*/
/* LPTMR - Register accessors */
#define LPTMR CSR REG(base)
                                       ((base)->CSR)
#define LPTMR PSR REG(base)
                                        ((base)->PSR)
#define LPTMR CMR REG(base)
                                        ((base)->CMR)
#define LPTMR CNR REG(base)
                                        ((base)->CNR)
/*!
* @ }
*/ /* end of group LPTMR Register Accessor Macros */
/* -----
  -- LPTMR Register Masks
  ______
---- */
/*!
* @addtogroup LPTMR Register Masks LPTMR Register Masks
* @ {
 */
```

```
/* CSR Bit Fields */
#define LPTMR_CSR_TEN_MASK
                                                  0x1u
#define LPTMR_CSR_TEN_SHIFT
#define LPTMR CSR TEN WIDTH
                                                  1
#define LPTMR CSR TEN(x)
(((uint32 t)(((uint32 t)(x))<<LPTMR CSR TEN SHIFT))&LPTMR CSR TEN MASK)
#define LPTMR CSR TMS MASK
                                                  0x2u
#define LPTMR CSR TMS SHIFT
#define LPTMR CSR TMS WIDTH
                                                  1
#define LPTMR CSR TMS(x)
(((uint32_t)(((uint32_t)(x)) < LPTMR_CSR_TMS_SHIFT)) \& LPTMR_CSR_TMS_MASK)
#define LPTMR CSR TFC MASK
                                                  0x4u
#define LPTMR_CSR TFC SHIFT
                                                   2
#define LPTMR CSR TFC WIDTH
#define LPTMR CSR TFC(x)
(((uint32_t)(((uint32_t)(x))<<LPTMR_CSR_TFC_SHIFT))&LPTMR_CSR_TFC_MASK)
#define LPTMR CSR TPP MASK
                                                  0x8u
#define LPTMR CSR TPP SHIFT
                                                  3
#define LPTMR CSR TPP WIDTH
                                                  1
#define LPTMR CSR TPP(x)
(((uint32 t)(((uint32 t)(x))<<LPTMR CSR TPP SHIFT))&LPTMR CSR TPP MASK)
#define LPTMR CSR TPS MASK
                                                  0x30u
#define LPTMR CSR TPS SHIFT
#define LPTMR CSR TPS WIDTH
                                                   2
#define LPTMR CSR TPS(x)
(((uint32 t)(((uint32 t)(x))<<LPTMR CSR TPS SHIFT))&LPTMR CSR TPS MASK)
#define LPTMR CSR TIE MASK
                                                  0x40u
#define LPTMR CSR TIE SHIFT
#define LPTMR CSR TIE WIDTH
#define LPTMR CSR TIE(x)
(((uint32 t)(((uint32 t)(x)) << LPTMR CSR TIE SHIFT)) & LPTMR CSR TIE MASK)
#define LPTMR CSR TCF MASK
                                                  0x80u
#define LPTMR CSR TCF SHIFT
                                                  7
#define LPTMR CSR TCF WIDTH
                                                  1
#define LPTMR CSR TCF(x)
(((uint32 t)(((uint32 t)(x))<<LPTMR CSR TCF SHIFT))&LPTMR CSR TCF MASK)
/* PSR Bit Fields */
#define LPTMR PSR PCS MASK
                                                  0x3u
#define LPTMR PSR PCS SHIFT
                                                  0
                                                   2
#define LPTMR PSR PCS WIDTH
#define LPTMR PSR PCS(x)
(((uint32 t)(((uint32 t)(x))<<LPTMR PSR PCS SHIFT))&LPTMR PSR PCS MASK)
#define LPTMR PSR PBYP MASK
                                                  0x4u
#define LPTMR PSR PBYP SHIFT
                                                   2
#define LPTMR_PSR_PBYP_WIDTH
                                                  1
#define LPTMR PSR PBYP(x)
(((uint32 t)(((uint32 t)(x))<<LPTMR PSR PBYP SHIFT))&LPTMR PSR PBYP MASK)
#define LPTMR PSR PRESCALE MASK
                                                  0x78u
#define LPTMR PSR PRESCALE SHIFT
                                                  3
#define LPTMR PSR PRESCALE WIDTH
                                                   4
#define LPTMR PSR PRESCALE(x)
(((uint32 t)(((uint32 t)(x))<<LPTMR PSR PRESCALE SHIFT))&LPTMR PSR PRESCA
LE MASK)
/* CMR Bit Fields */
#define LPTMR CMR COMPARE MASK
                                                  0xFFFFu
#define LPTMR CMR COMPARE SHIFT
                                                  \cap
#define LPTMR CMR COMPARE WIDTH
                                                  16
```

```
#define LPTMR CMR COMPARE(x)
(((uint32 t)(((uint32 t)(x))<<LPTMR CMR COMPARE SHIFT))&LPTMR CMR COMPARE
MASK)
\overline{/}* CNR Bit Fields */
#define LPTMR CNR COUNTER MASK
                                           0×FFFF11
#define LPTMR CNR COUNTER SHIFT
#define LPTMR CNR COUNTER WIDTH
                                           16
#define LPTMR CNR COUNTER(x)
(((uint32 t)(((uint32 t)(x))<<LPTMR CNR COUNTER SHIFT))&LPTMR CNR COUNTER
MASK)
/*!
* @ }
*/ /* end of group LPTMR Register Masks */
/* LPTMR - Peripheral instance base addresses */
/** Peripheral LPTMR0 base address */
#define LPTMR0 BASE
                                           (0x40040000u)
/** Peripheral LPTMR0 base pointer */
#define LPTMR0
                                            ((LPTMR Type
*)LPTMR0 BASE)
#define LPTMR0 BASE PTR
                                            (LPTMR0)
/** Array initializer of LPTMR peripheral base addresses */
                                       { LPTMR0 BASE }
#define LPTMR BASE ADDRS
/** Array initializer of LPTMR peripheral base pointers */
#define LPTMR BASE PTRS
                                           { LPTMR0 }
/* -----
  -- LPTMR - Register accessor macros
  _____
---- */
/*!
* @addtogroup LPTMR Register Accessor Macros LPTMR - Register accessor
macros
* @ {
*/
/* LPTMR - Register instance definitions */
/* LPTMR0 */
#define LPTMR0 CSR
                                           LPTMR CSR REG(LPTMR0)
#define LPTMR0 PSR
                                           LPTMR PSR REG(LPTMR0)
#define LPTMR0 CMR
                                           LPTMR CMR REG(LPTMR0)
#define LPTMR0 CNR
                                           LPTMR CNR REG(LPTMR0)
/*!
* @ }
*/ /* end of group LPTMR Register Accessor Macros */
/*!
 * @ }
*/ /* end of group LPTMR Peripheral Access Layer */
/* -----
_____
```

```
-- MCG Peripheral Access Layer
---- */
/*!
 * @addtogroup MCG Peripheral Access Layer MCG Peripheral Access Layer
 * @ {
 * /
/** MCG - Register Layout Typedef */
typedef struct {
___IO uint8_t C1;
                                                 /**< MCG Control 1
Register, offset: 0x0 */
 IO uint8 t C2;
                                                 /**< MCG Control 2
Register, offset: 0x1 */
 IO uint8 t C3;
                                                 /**< MCG Control 3
Register, offset: 0x2 */
IO uint8 t C4;
                                                 /**< MCG Control 4
Register, offset: 0x3 */
 IO uint8 t C5;
                                                 /**< MCG Control 5
Register, offset: 0x4 */
 IO uint8 t C6;
                                                 /**< MCG Control 6
Register, offset: 0x5 */
 IO uint8 t S;
                                                 /**< MCG Status
Register, offset: 0x6 */
   uint8 t RESERVED 0[1];
  IO uint8 t SC;
                                                /**< MCG Status and
Control Register, offset: 0x8 */
     uint8_t RESERVED_1[1];
   IO uint8 t ATCVH;
                                                 /**< MCG Auto Trim
Compare Value High Register, offset: 0xA */
  IO uint8 t ATCVL;
                                                 /**< MCG Auto Trim
Compare Value Low Register, offset: 0xB */
                                                 /**< MCG Control 7
 I uint8 t C7;
Register, offset: 0xC */
 IO uint8 t C8;
                                                 /**< MCG Control 8
Register, offset: 0xD */
__I uint8_t C9;
                                                 /**< MCG Control 9
Register, offset: 0xE */
                                                 /**< MCG Control 10
I uint8 t C10;
Register, offset: 0xF */
} MCG Type, *MCG MemMapPtr;
/* -----
   -- MCG - Register accessor macros
---- */
/*!
* @addtogroup MCG Register Accessor Macros MCG - Register accessor
macros
* @ {
 */
/* MCG - Register accessors */
#define MCG C1 REG(base)
                                               ((base) -> C1)
#define MCG C2 REG(base)
                                               ((base) -> C2)
#define MCG C3 REG(base)
                                               ((base) -> C3)
```

```
#define MCG C4 REG(base)
                                                    ((base) -> C4)
#define MCG C5 REG(base)
                                                    ((base) -> C5)
#define MCG_C6_REG(base)
                                                    ((base) ->C6)
#define MCG_S_REG(base)
                                                    ((base)->S)
#define MCG SC REG(base)
                                                   ((base) ->SC)
#define MCG ATCVH REG(base)
                                                   ((base)->ATCVH)
#define MCG ATCVL REG(base)
                                                   ((base)->ATCVL)
#define MCG C7 REG(base)
                                                    ((base) -> C7)
#define MCG C8 REG(base)
                                                    ((base) -> C8)
#define MCG C9 REG(base)
                                                    ((base) -> C9)
#define MCG C10 REG(base)
                                                    ((base) ->C10)
/*!
* @ }
*/ /* end of group MCG Register_Accessor_Macros */
  -- MCG Register Masks
---- */
/*!
 * @addtogroup MCG Register Masks MCG Register Masks
*/
/* C1 Bit Fields */
#define MCG C1 IREFSTEN_MASK
                                                   0x1u
#define MCG C1 IREFSTEN SHIFT
                                                   \cap
#define MCG C1 IREFSTEN WIDTH
#define MCG C1 IREFSTEN(x)
(((uint8 t) (((uint8 t) (x)) << MCG C1 IREFSTEN SHIFT)) & MCG C1 IREFSTEN MASK)
#define MCG C1 IRCLKEN MASK
                                                   0x2u
#define MCG C1 IRCLKEN SHIFT
                                                   1
#define MCG_C1_IRCLKEN_WIDTH
                                                   1
#define MCG_C1_IRCLKEN(x)
(((uint8_t)(((uint8_t)(x))<<MCG_C1_IRCLKEN_SHIFT))&MCG_C1_IRCLKEN_MASK)
#define MCG C1 IREFS MASK
                                                   0x4u
#define MCG C1 IREFS SHIFT
#define MCG C1 IREFS WIDTH
#define MCG C1 IREFS(x)
(((uint8 t)(((uint8 t)(x)) << MCG C1 IREFS SHIFT))& MCG C1 IREFS MASK)
#define MCG_C1_FRDIV_MASK
                                                   0x38u
#define MCG_C1_FRDIV_SHIFT
                                                   3
#define MCG C1 FRDIV WIDTH
#define MCG C1 FRDIV(x)
(((uint8 t)(((uint8 t)(x)) << MCG C1 FRDIV SHIFT)) & MCG C1 FRDIV MASK)
#define MCG C1 CLKS MASK
                                                   0xC0u
#define MCG C1 CLKS SHIFT
                                                   6
#define MCG C1 CLKS WIDTH
                                                   2
#define MCG C1 CLKS(x)
(((uint8_t)(((uint8_t)(x)) << MCG_C1_CLKS_SHIFT)) & MCG_C1_CLKS_MASK)
/* C2 Bit Fields */
#define MCG C2 IRCS MASK
                                                   0 \times 111
#define MCG C2 IRCS SHIFT
                                                   \cap
#define MCG C2 IRCS WIDTH
#define MCG C2 IRCS(x)
(((uint8 t)(((uint8 t)(x)) < MCG C2 IRCS SHIFT)) \& MCG C2 IRCS MASK)
```

```
#define MCG C2 LP MASK
                                                   0x2u
#define MCG C2 LP SHIFT
                                                   1
#define MCG_C2_LP_WIDTH
                                                   1
#define MCG_C2_LP(x)
(((uint8 t)(((uint8 t)(x))<<MCG C2 LP SHIFT))&MCG C2 LP MASK)
#define MCG C2 EREFS0 MASK
                                                   0x4u
#define MCG C2 EREFS0 SHIFT
                                                   2
#define MCG C2 EREFS0 WIDTH
                                                   1
#define MCG C2 EREFS0(x)
(((uint8 t)(((uint8 t)(x)) << MCG C2 EREFSO SHIFT)) & MCG C2 EREFSO MASK)
#define MCG_C2_HGOO_MASK
                                                   0x8u
#define MCG_C2_HGO0_SHIFT
                                                   3
#define MCG C2 HGO0 WIDTH
#define MCG C2 HGO0(x)
(((uint8 t)(((uint8 t)(x))<<MCG C2 HG00 SHIFT))&MCG C2 HG00 MASK)
#define MCG C2 RANGEO MASK
                                                  0x30u
#define MCG C2 RANGEO SHIFT
                                                   4
#define MCG C2 RANGEO WIDTH
                                                   2
#define MCG C2 RANGEO(x)
(((uint8 t)(((uint8 t)(x))<<MCG C2 RANGEO SHIFT))&MCG C2 RANGEO MASK)
#define MCG C2 LOCRE0 MASK
                                                   0x80u
#define MCG C2 LOCREO SHIFT
                                                   7
#define MCG C2 LOCREO WIDTH
                                                   1
#define MCG C2 LOCRE0(x)
(((uint8 t)(((uint8 t)(x))<<MCG C2 LOCREO SHIFT))&MCG C2 LOCREO MASK)
/* C3 Bit Fields */
#define MCG C3 SCTRIM MASK
                                                   0xFFu
#define MCG C3 SCTRIM SHIFT
                                                   0
#define MCG C3 SCTRIM WIDTH
                                                   8
#define MCG C3 SCTRIM(x)
(((uint8_t)(((uint8_t)(x))<<MCG C3 SCTRIM SHIFT))&MCG C3 SCTRIM MASK)
/* C4 Bit Fields */
#define MCG C4 SCFTRIM MASK
                                                   0x1u
#define MCG C4 SCFTRIM SHIFT
                                                   0
#define MCG C4 SCFTRIM WIDTH
                                                   1
#define MCG C4 SCFTRIM(x)
(((uint8 t)(((uint8 t)(x)) << MCG C4 SCFTRIM SHIFT))&MCG C4 SCFTRIM MASK)
#define MCG_C4_FCTRIM_MASK
                                                  0x1Eu
#define MCG_C4_FCTRIM_SHIFT
                                                   1
                                                   4
#define MCG C4 FCTRIM WIDTH
#define MCG C4 FCTRIM(x)
(((uint8 t)(((uint8 t)(x))<<MCG C4 FCTRIM SHIFT))&MCG C4 FCTRIM MASK)
#define MCG C4 DRST DRS MASK
                                                   0x60u
#define MCG C4 DRST DRS SHIFT
                                                   5
#define MCG_C4_DRST_DRS_WIDTH
                                                   2
#define MCG_C4_DRST_DRS(x)
(((uint8_t)(((uint8_t)(x))<<MCG_C4_DRST_DRS_SHIFT))&MCG_C4_DRST_DRS_MASK)</pre>
#define MCG C4 DMX32 MASK
                                                   0x80u
#define MCG C4 DMX32 SHIFT
                                                   7
#define MCG C4 DMX32 WIDTH
                                                   1
#define MCG C4 DMX32(x)
(((uint8 t)(((uint8 t)(x)) << MCG C4 DMX32 SHIFT)) & MCG C4 DMX32 MASK)
/* C5 Bit Fields */
#define MCG_C5_PRDIV0_MASK
                                                   0x1Fu
#define MCG_C5_PRDIV0_SHIFT
                                                   0
#define MCG C5 PRDIV0 WIDTH
                                                   5
#define MCG C5 PRDIV0(x)
(((uint8 t)(((uint8 t)(x)) << MCG C5 PRDIVO SHIFT)) & MCG C5 PRDIVO MASK)
#define MCG C5 PLLSTEN0 MASK
                                                   0x20u
#define MCG C5 PLLSTEN0 SHIFT
                                                   5
```

```
#define MCG C5 PLLSTEN0 WIDTH
                                                   1
#define MCG C5 PLLSTENO(x)
(((uint8 t)(((uint8 t)(x)) << MCG C5 PLLSTEN0 SHIFT)) & MCG C5 PLLSTEN0 MASK)
#define MCG_C5_PLLCLKEN0_MASK
                                                   0x40u
#define MCG C5 PLLCLKEN0 SHIFT
                                                   6
#define MCG C5 PLLCLKEN0 WIDTH
                                                   1
#define MCG C5 PLLCLKEN0(x)
(((uint8 t)(((uint8 t)(x)) << MCG C5 PLLCLKENO SHIFT)) & MCG C5 PLLCLKENO MAS
/* C6 Bit Fields */
#define MCG_C6_VDIV0_MASK
                                                   0x1Fu
#define MCG_C6_VDIV0_SHIFT
                                                   0
                                                   5
#define MCG C6 VDIV0 WIDTH
#define MCG C6 VDIV0(x)
(((uint8 t)(((uint8 t)(x)) << MCG C6 VDIV0 SHIFT)) & MCG C6 VDIV0 MASK)
#define MCG C6 CME0 MASK
                                                   0x20u
#define MCG C6 CME0 SHIFT
                                                   5
#define MCG C6 CME0 WIDTH
                                                   1
#define MCG C6 CME0(x)
(((uint8 t)(((uint8 t)(x)) << MCG C6 CME0 SHIFT)) & MCG C6 CME0 MASK)
#define MCG C6 PLLS MASK
                                                   0x40u
#define MCG_C6_PLLS_SHIFT
                                                   6
                                                   1
#define MCG C6 PLLS WIDTH
#define MCG C6 PLLS(x)
(((uint8 t)(((uint8 t)(x)) << MCG C6 PLLS SHIFT)) & MCG C6 PLLS MASK)
#define MCG C6 LOLIE0 MASK
                                                   0x80u
#define MCG C6 LOLIE0 SHIFT
                                                   7
#define MCG C6 LOLIE0 WIDTH
                                                   1
#define MCG_C6_LOLIE0(x)
(((uint8 t)(((uint8 t)(x)) << MCG C6 LOLIE0 SHIFT)) & MCG C6 LOLIE0 MASK)
/* S Bit Fields */
#define MCG S IRCST MASK
                                                   0x1u
#define MCG S IRCST SHIFT
                                                   0
#define MCG S IRCST WIDTH
#define MCG S IRCST(x)
(((uint8 t)(((uint8 t)(x)) << MCG S IRCST SHIFT))&MCG S IRCST MASK)
#define MCG S OSCINITO MASK
                                                   0x2u
#define MCG_S_OSCINITO_SHIFT
                                                   1
                                                   1
#define MCG S OSCINITO WIDTH
#define MCG S OSCINITO(x)
(((uint8 t)(((uint8 t)(x)) << MCG S OSCINITO SHIFT)) & MCG S OSCINITO MASK)
#define MCG S CLKST MASK
                                                   0xCu
#define MCG S CLKST SHIFT
                                                   2
#define MCG_S_CLKST_WIDTH
                                                   2
#define MCG S CLKST(x)
(((uint8\_t)(((uint8\_t)(x)) << MCG\_S\_CLKST\_SHIFT)) \& MCG\_S\_CLKST\_MASK)
#define MCG_S_IREFST_MASK
                                                   0x10u
                                                   4
#define MCG S IREFST SHIFT
#define MCG S IREFST WIDTH
#define MCG S IREFST(x)
(((uint8 t)(((uint8 t)(x)) << MCG S IREFST SHIFT))&MCG S IREFST MASK)
#define MCG S PLLST MASK
                                                   0x20u
#define MCG S PLLST SHIFT
                                                   5
#define MCG_S_PLLST_WIDTH
                                                   1
#define MCG S PLLST(x)
(((uint8 t) ((uint8 t) (x)) << MCG S PLLST SHIFT)) & MCG S PLLST MASK)
                                                   0x40u
#define MCG S LOCKO MASK
#define MCG S LOCKO SHIFT
                                                   6
#define MCG S LOCKO WIDTH
                                                   1
```

```
#define MCG S LOCK0(x)
(((uint8 t)(((uint8 t)(x)) << MCG S LOCKO SHIFT)) & MCG S LOCKO MASK)
#define MCG_S_LOLSO_MASK
                                                   0x8011
#define MCG_S_LOLS0_SHIFT
                                                   7
#define MCG S LOLSO WIDTH
                                                   1
#define MCG S LOLS0(x)
(((uint8 t)(((uint8 t)(x)) << MCG S LOLSO SHIFT)) & MCG S LOLSO MASK)
/* SC Bit Fields */
#define MCG SC LOCSO MASK
                                                   0x1u
#define MCG SC LOCSO SHIFT
                                                   \cap
#define MCG SC LOCSO WIDTH
                                                   1
#define MCG SC LOCS0(x)
(((uint8 t)(((uint8 t)(x)) << MCG SC LOCSO SHIFT))& MCG SC LOCSO MASK)
#define MCG SC FCRDIV MASK
                                                   0xEu
#define MCG SC FCRDIV SHIFT
                                                   1
                                                   3
#define MCG SC FCRDIV WIDTH
#define MCG SC FCRDIV(x)
(((uint8 t) (((uint8 t)(x)) << MCG SC FCRDIV SHIFT)) & MCG SC FCRDIV MASK)
#define MCG SC FLTPRSRV MASK
                                                   0x10u
#define MCG SC FLTPRSRV SHIFT
                                                   4
#define MCG_SC_FLTPRSRV_WIDTH
#define MCG SC FLTPRSRV(x)
(((uint8 t)(((uint8 t)(x)) << MCG SC FLTPRSRV SHIFT)) & MCG SC FLTPRSRV MASK)
#define MCG SC ATMF MASK
                                                   0x20u
#define MCG SC ATMF SHIFT
                                                   5
#define MCG SC ATMF WIDTH
                                                   1
#define MCG SC ATMF(x)
(((uint8 t)(((uint8 t)(x)) << MCG SC ATMF SHIFT)) & MCG SC ATMF MASK)
#define MCG SC ATMS MASK
                                                   0x40u
#define MCG_SC_ATMS_SHIFT
                                                   6
                                                   1
#define MCG SC ATMS WIDTH
#define MCG SC ATMS(x)
(((uint8 t)(((uint8 t)(x)) << MCG SC ATMS SHIFT)) & MCG SC ATMS MASK)
#define MCG SC ATME MASK
                                                   0x80u
#define MCG SC ATME SHIFT
                                                   7
#define MCG SC ATME WIDTH
                                                   1
#define MCG SC ATME(x)
(((uint8_t)(((uint8_t)(x))<<MCG_SC_ATME_SHIFT))&MCG_SC_ATME_MASK)
/* ATCVH Bit Fields */
#define MCG ATCVH ATCVH MASK
                                                   0xFFu
#define MCG ATCVH ATCVH SHIFT
                                                   0
#define MCG ATCVH ATCVH WIDTH
                                                   8
#define MCG ATCVH ATCVH(x)
(((uint8_t)(((uint8_t)(x)) << MCG_ATCVH_ATCVH_SHIFT))&MCG_ATCVH_ATCVH_ATCVH_MASK)
/* ATCVL Bit Fields */
#define MCG_ATCVL_ATCVL_MASK
                                                   0xFFu
#define MCG ATCVL ATCVL SHIFT
                                                   0
                                                   8
#define MCG ATCVL ATCVL WIDTH
#define MCG ATCVL ATCVL(x)
(((uint8 t)(((uint8 t)(x)) << MCG ATCVL ATCVL SHIFT)) & MCG ATCVL ATCVL MASK)
/* C8 Bit Fields */
#define MCG C8 LOLRE MASK
                                                   0x40u
#define MCG C8 LOLRE SHIFT
                                                   6
#define MCG_C8_LOLRE_WIDTH
                                                   1
#define MCG C8 LOLRE(x)
(((uint8 t) (((uint8 t)(x)) << MCG C8 LOLRE SHIFT)) & MCG C8 LOLRE MASK)
/*!
* @}
 */ /* end of group MCG Register Masks */
```

```
/* MCG - Peripheral instance base addresses */
/** Peripheral MCG base address */
#define MCG BASE
                                                     (0x40064000u)
/** Peripheral MCG base pointer */
#define MCG
                                                      ((MCG Type *)MCG BASE)
#define MCG BASE PTR
/** Array initializer of MCG peripheral base addresses */
#define MCG BASE ADDRS
                                                     { MCG BASE }
/** Array initializer of MCG peripheral base pointers */
#define MCG BASE PTRS
                                                     { MCG }
/* -----
   -- MCG - Register accessor macros
---- */
/*!
 * @addtogroup MCG Register Accessor Macros MCG - Register accessor
macros
* @{
*/
/* MCG - Register instance definitions */
/* MCG */
#define MCG C1
                                                     MCG C1 REG(MCG)
#define MCG C2
                                                     MCG C2 REG (MCG)
#define MCG C3
                                                     MCG C3 REG (MCG)
#define MCG C4
                                                     MCG C4 REG (MCG)
#define MCG C5
                                                     MCG C5 REG(MCG)
#define MCG C6
                                                     MCG C6 REG (MCG)
                                                     MCG S REG(MCG)
#define MCG S
                                                     MCG SC REG (MCG)
#define MCG SC
#define MCG ATCVH
                                                     MCG ATCVH REG (MCG)
#define MCG_ATCVL
                                                     MCG_ATCVL_REG (MCG)
                                                     MCG C7 REG (MCG)
#define MCG C7
#define MCG C8
                                                     MCG C8 REG (MCG)
#define MCG C9
                                                     MCG C9 REG (MCG)
#define MCG C10
                                                     MCG C10 REG(MCG)
/*!
* @ }
 ^{*}/ /* end of group MCG Register Accessor Macros ^{*}/
/* MCG C2[EREFS] backward compatibility */
#define MCG_C2_EREFS_MASK (MCG_C2_EREFS0_MASK)
#define MCG_C2_EREFS_SHIFT (MCG_C2_EREFS0_SHIFT)
#define MCG_C2_EREFS_WIDTH (MCG_C2_EREFS0_WIDTH)
#define MCG_C2_EREFS_(x) (MCG_C2_EREFSO_(x))
#define MCG C2 EREFS(x)
                                    (MCG C2 EREFS0(x))
/* MCG C2[HGO] backward compatibility */
#define MCG_C2_HGO_SHIFT (MCG_C2_HGOO_SHIFT)
#define MCG_C2_HGOO_WIDTH (MCG_C2_HGOO_WIDTH)
# 3 5 1 1 MCG_C3_HGOO_WIDTH)
#define MCG C2 HGO(x)
                                   (MCG C2 HGO0(x))
/* MCG C2[RANGE] backward compatibility */
```

```
#define MCG_C2_RANGE_MASK
#define MCG_C2_RANGE_SHIFT
#define MCG_C2_RANGE_WIDTH
#define MCG_C2_RANGE(x)
(MCG_C2_RANGE0_WIDTH)
#define MCG_C2_RANGE(x)
(MCG_C2_RANGE0(x))
/*!
* @ }
 */ /* end of group MCG Peripheral Access Layer */
/* -----
  -- MCM Peripheral Access Layer
---- */
/*!
* @addtogroup MCM Peripheral Access Layer MCM Peripheral Access Layer
 * @ {
 */
/** MCM - Register Layout Typedef */
typedef struct {
     uint8 t RESERVED 0[8];
   I uint1\overline{6} t PLASC;
                                                /**< Crossbar Switch
(AXBS) Slave Configuration, offset: 0x8 */
  __I uint16_t PLAMC;
                                                 /**< Crossbar Switch
(AXBS) Master Configuration, offset: 0xA */
  IO uint32 t PLACR;
                                                 /**< Platform Control</pre>
Register, offset: 0xC */
    uint8 t RESERVED 1[48];
   IO uint32 t CPO;
                                                /**< Compute Operation
Control Register, offset: 0x40 */
} MCM Type, *MCM MemMapPtr;
/* -----
  -- MCM - Register accessor macros
  ______
---- */
/*!
* @addtogroup MCM Register Accessor Macros MCM - Register accessor
macros
* @ {
*/
/* MCM - Register accessors */
#define MCM PLASC REG(base)
                                               ((base)->PLASC)
#define MCM PLAMC REG(base)
                                               ((base)->PLAMC)
#define MCM PLACR REG(base)
                                               ((base)->PLACR)
#define MCM CPO REG(base)
                                               ((base) ->CPO)
/*!
* @ }
*/ /* end of group MCM Register Accessor Macros */
```

```
-- MCM Register Masks
---- */
/*!
 * @addtogroup MCM Register Masks MCM Register Masks
* /
/* PLASC Bit Fields */
#define MCM PLASC ASC MASK
                                                   0xFFu
#define MCM_PLASC ASC SHIFT
                                                   \cap
#define MCM PLASC ASC WIDTH
#define MCM PLASC ASC(x)
(((uint16_t)(((uint16_t)(x)) << MCM_PLASC_ASC_SHIFT)) & MCM_PLASC_ASC_MASK)
/* PLAMC \overline{B}it Fields *\overline{/}
#define MCM PLAMC AMC MASK
                                                   0xFFu
#define MCM PLAMC AMC SHIFT
                                                   0
#define MCM_PLAMC_AMC_WIDTH
#define MCM PLAMC AMC(x)
(((uint16 t)(((uint16 t)(x)) << MCM PLAMC AMC SHIFT))&MCM PLAMC AMC MASK)
/* PLACR Bit Fields */
#define MCM PLACR ARB MASK
                                                   0x200u
#define MCM PLACR ARB SHIFT
#define MCM PLACR ARB WIDTH
                                                   1
#define MCM PLACR ARB(x)
(((uint32 t)(((uint32 t)(x)) << MCM PLACR ARB SHIFT))&MCM PLACR ARB MASK)
#define MCM PLACR CFCC MASK
                                                  0x400u
                                                   10
#define MCM PLACR CFCC SHIFT
#define MCM PLACR CFCC WIDTH
#define MCM PLACR CFCC(x)
(((uint32_t)(((uint32_t)(x))<<MCM PLACR CFCC SHIFT))&MCM PLACR CFCC MASK)
#define MCM PLACR DFCDA MASK
                                                  0x800u
#define MCM PLACR DFCDA SHIFT
                                                   11
#define MCM PLACR DFCDA WIDTH
#define MCM PLACR DFCDA(x)
(((uint32 t)(((uint32 t)(x)) << MCM PLACR DFCDA SHIFT)) & MCM PLACR DFCDA MAS
#define MCM PLACR DFCIC MASK
                                                   0x1000u
#define MCM PLACR DFCIC SHIFT
                                                   12
#define MCM PLACR DFCIC WIDTH
#define MCM PLACR DFCIC(x)
(((uint32 t)(((uint32 t)(x)) << MCM PLACR DFCIC SHIFT)) & MCM PLACR DFCIC MAS
K)
#define MCM PLACR DFCC MASK
                                                   0x2000u
#define MCM PLACR DFCC SHIFT
                                                   13
#define MCM PLACR DFCC WIDTH
#define MCM PLACR DFCC(x)
(((uint32 t)(((uint32 t)(x)) << MCM PLACR DFCC SHIFT))&MCM PLACR DFCC MASK)
#define MCM PLACR EFDS MASK
                                                 0x4000u
#define MCM PLACR EFDS SHIFT
                                                   14
#define MCM_PLACR_EFDS_WIDTH
#define MCM PLACR EFDS(x)
(((uint32 t)(((uint32 t)(x)) << MCM PLACR EFDS SHIFT)) & MCM PLACR EFDS MASK)
#define MCM PLACR DFCS MASK
                                                  0x8000u
#define MCM PLACR DFCS SHIFT
                                                   15
#define MCM PLACR DFCS WIDTH
                                                   1
```

```
#define MCM PLACR DFCS(x)
(((uint32 t)(((uint32 t)(x)) << MCM PLACR DFCS SHIFT))&MCM PLACR DFCS MASK)
#define MCM_PLACR_ESFC_MASK
                                              0x10000u
#define MCM_PLACR_ESFC_SHIFT
                                              16
#define MCM PLACR ESFC WIDTH
#define MCM PLACR ESFC(x)
(((uint32 t)(((uint32 t)(x)) << MCM PLACR ESFC SHIFT))&MCM PLACR ESFC MASK)
/* CPO Bit Fields */
#define MCM CPO CPOREQ MASK
                                              0x1u
#define MCM CPO CPOREQ SHIFT
                                              \cap
#define MCM CPO CPOREQ WIDTH
                                              1
#define MCM CPO CPOREQ(x)
(((uint32 t)(((uint32 t)(x))<<MCM CPO CPOREQ SHIFT))&MCM CPO CPOREQ MASK)
#define MCM CPO CPOACK MASK
                                             0x2u
#define MCM CPO CPOACK SHIFT
                                              1
#define MCM CPO CPOACK WIDTH
                                              1
#define MCM CPO CPOACK(x)
(((uint32 t)(((uint32 t)(x))<<MCM CPO CPOACK SHIFT))&MCM CPO CPOACK MASK)
#define MCM CPO CPOWOI MASK
                                              0x4u
#define MCM CPO CPOWOI SHIFT
#define MCM CPO CPOWOI WIDTH
#define MCM CPO CPOWOI(x)
(((uint32 t)(((uint32 t)(x)) << MCM CPO CPOWOI SHIFT))& MCM CPO CPOWOI MASK)
/*!
* @ }
*/ /* end of group MCM Register Masks */
/* MCM - Peripheral instance base addresses */
/** Peripheral MCM base address */
#define MCM BASE
                                              (0xF0003000u)
/** Peripheral MCM base pointer */
#define MCM
                                               ((MCM Type *)MCM BASE)
#define MCM BASE PTR
                                               (MCM)
/** Array initializer of MCM peripheral base addresses */
#define MCM BASE ADDRS
                                             { MCM BASE }
/** Array initializer of MCM peripheral base pointers */
#define MCM BASE PTRS
/* -----
  -- MCM - Register accessor macros
  ______
---- */
/*!
* @addtogroup MCM Register Accessor Macros MCM - Register accessor
macros
* @ {
* /
/* MCM - Register instance definitions */
/* MCM */
#define MCM PLASC
                                              MCM PLASC REG (MCM)
#define MCM PLAMC
                                              MCM PLAMC REG (MCM)
#define MCM PLACR
                                              MCM PLACR REG (MCM)
#define MCM CPO
                                              MCM CPO REG (MCM)
```

```
/*!
* @ }
*/ /* end of group MCM Register Accessor Macros */
/*!
* @ }
*/ /* end of group MCM Peripheral Access Layer */
/* -----
_____
  -- MTB Peripheral Access Layer
  ______
---- */
/*!
* @addtogroup MTB Peripheral Access Layer MTB Peripheral Access Layer
* @ {
*/
/** MTB - Register Layout Typedef */
typedef struct {
 IO uint32 t POSITION;
                                               /**< MTB Position
Register, offset: 0x0 */
 IO uint32 t MASTER;
                                               /**< MTB Master
Register, offset: 0x4 */
                                               /**< MTB Flow
 IO uint32 t FLOW;
Register, offset: 0x8 */
                                               /**< MTB Base
  I uint32 t BASE;
Register, offset: 0xC */
     uint8 t RESERVED 0[3824];
   I uint32 t MODECTRL;
                                               /**< Integration Mode
Control Register, offset: 0xF00 */
      uint8 t RESERVED 1[156];
   _I uint32_t TAGSET;
                                               /**< Claim TAG Set
Register, offset: 0xFA0 */
 __I uint32_t TAGCLEAR;
                                               /**< Claim TAG Clear
Register, offset: 0xFA4 */
     uint8 t RESERVED 2[8];
   I uint32 t LOCKACCESS;
                                               /**< Lock Access
Register, offset: 0xFB0 */
 I uint32 t LOCKSTAT;
                                               /**< Lock Status
Register, offset: 0xFB4 */
                                               /**< Authentication
 __I uint32_t AUTHSTAT;
Status Register, offset: 0xFB8 */
  I uint32 t DEVICEARCH;
                                               /**< Device
Architecture Register, offset: 0xFBC */
     uint8 t RESERVED 3[8];
   I uint32 t DEVICECFG;
                                               /**< Device
Configuration Register, offset: 0xFC8 */
  I uint32 t DEVICETYPID;
                                               /**< Device Type
Identifier Register, offset: 0xFCC */
  I uint32 t PERIPHID[8];
                                               /**< Peripheral ID
Register, array offset: 0xFD0, array step: 0x4 */
                                               /**< Component ID
 I uint32 t COMPID[4];
Register, array offset: 0xFF0, array step: 0x4 */
} MTB Type, *MTB MemMapPtr;
```

```
-- MTB - Register accessor macros
---- */
/*!
 * @addtogroup MTB Register Accessor Macros MTB - Register accessor
macros
* @ {
 * /
/* MTB - Register accessors */
#define MTB POSITION REG(base)
                                                   ((base) ->POSITION)
#define MTB MASTER REG(base)
                                                   ((base)->MASTER)
#define MTB FLOW REG(base)
                                                   ((base)->FLOW)
#define MTB BASE REG(base)
                                                   ((base)->BASE)
#define MTB MODECTRL REG(base)
                                                   ((base) ->MODECTRL)
#define MTB TAGSET REG(base)
                                                  ((base)->TAGSET)
#define MTB TAGCLEAR REG(base)
                                                  ((base)->TAGCLEAR)
#define MTB LOCKACCESS REG(base)
                                                  ((base)->LOCKACCESS)
#define MTB LOCKSTAT REG(base)
                                                  ((base)->LOCKSTAT)
#define MTB AUTHSTAT REG(base)
                                                  ((base) ->AUTHSTAT)
#define MTB DEVICEARCH REG(base)
                                                  ((base) -> DEVICEARCH)
#define MTB DEVICECFG REG(base)
                                                  ((base)->DEVICECFG)
#define MTB DEVICETYPID REG(base)
                                                  ((base)->DEVICETYPID)
#define MTB PERIPHID REG(base,index)
                                                  ((base)-
>PERIPHID[index])
#define MTB PERIPHID COUNT
#define MTB COMPID REG(base,index)
                                                  ((base) ->COMPID[index])
#define MTB COMPID COUNT
/*!
* @ }
 ^{*}/ /* end of group MTB Register Accessor Macros ^{*}/
_____
  -- MTB Register Masks
---- */
 * @addtogroup MTB Register Masks MTB Register Masks
 * @ {
*/
/* POSITION Bit Fields */
#define MTB POSITION WRAP MASK
                                                  0 \times 411
#define MTB POSITION WRAP SHIFT
#define MTB POSITION WRAP WIDTH
#define MTB_POSITION_WRAP(x)
(((uint32 t)(((uint32 t)(x))<<MTB POSITION WRAP SHIFT))&MTB POSITION WRAP
#define MTB POSITION POINTER MASK
                                                 0xFFFFFFF8u
#define MTB POSITION POINTER SHIFT
#define MTB POSITION POINTER WIDTH
                                                 29
```

```
#define MTB POSITION POINTER(x)
(((uint32 t)(((uint32 t)(x))<<MTB POSITION POINTER SHIFT))&MTB POSITION P
OINTER MASK)
/* MASTER Bit Fields */
#define MTB MASTER MASK MASK
                                                  0 \times 1 F11
#define MTB MASTER MASK SHIFT
                                                  \cap
                                                  5
#define MTB MASTER MASK WIDTH
#define MTB MASTER MASK(x)
(((uint32_t)(((uint32_t)(x))<<MTB MASTER MASK SHIFT))&MTB MASTER MASK MAS
K)
#define MTB MASTER TSTARTEN MASK
                                                  0x20u
#define MTB MASTER TSTARTEN SHIFT
                                                  5
#define MTB MASTER TSTARTEN WIDTH
#define MTB MASTER TSTARTEN(x)
(((uint32 t)(((uint32 t)(x))<<MTB MASTER TSTARTEN SHIFT))&MTB MASTER TSTA
RTEN MASK)
#define MTB MASTER TSTOPEN MASK
                                                  0x40u
#define MTB MASTER TSTOPEN SHIFT
                                                  6
#define MTB MASTER TSTOPEN WIDTH
#define MTB MASTER TSTOPEN(x)
(((uint32 t)(((uint32 t)(x))<<MTB MASTER TSTOPEN SHIFT))&MTB MASTER TSTOP
EN MASK)
#define MTB MASTER SFRWPRIV MASK
                                                  0x80u
#define MTB MASTER SFRWPRIV SHIFT
                                                  7
#define MTB MASTER SFRWPRIV WIDTH
#define MTB MASTER SFRWPRIV(x)
(((uint32 t)(((uint32 t)(x)) << MTB MASTER SFRWPRIV SHIFT)) & MTB MASTER SFRW
PRIV MASK)
#define MTB MASTER RAMPRIV MASK
                                                  0x100u
#define MTB MASTER RAMPRIV SHIFT
#define MTB MASTER RAMPRIV WIDTH
                                                  1
#define MTB MASTER RAMPRIV(x)
(((uint32 t)(((uint32 t)(x))<<MTB MASTER RAMPRIV SHIFT))&MTB MASTER RAMPR
IV MASK)
#define MTB MASTER HALTREQ MASK
                                                  0x200u
#define MTB MASTER HALTREQ SHIFT
                                                  9
#define MTB MASTER HALTREQ WIDTH
                                                  1
#define MTB MASTER HALTREQ(x)
(((uint32 t)(((uint32 t)(x))<<MTB MASTER HALTREQ SHIFT))&MTB MASTER HALTR
EQ MASK)
#define MTB MASTER EN MASK
                                                  0x80000000u
#define MTB MASTER EN SHIFT
                                                  31
#define MTB MASTER EN WIDTH
#define MTB MASTER EN(x)
(((uint32 t)(((uint32 t)(x))<<MTB MASTER EN SHIFT))&MTB MASTER EN MASK)
/* FLOW Bit Fields */
#define MTB FLOW AUTOSTOP MASK
                                                  0x1u
#define MTB FLOW AUTOSTOP SHIFT
                                                  \cap
#define MTB FLOW AUTOSTOP WIDTH
#define MTB FLOW AUTOSTOP(x)
(((uint32 t)(((uint32 t)(x))<<MTB FLOW AUTOSTOP SHIFT))&MTB FLOW AUTOSTOP
MASK)
#define MTB FLOW AUTOHALT MASK
                                                  0x2u
#define MTB FLOW AUTOHALT SHIFT
#define MTB FLOW AUTOHALT WIDTH
#define MTB FLOW AUTOHALT(x)
(((uint32 t)(((uint32 t)(x))<<MTB FLOW AUTOHALT SHIFT))&MTB FLOW AUTOHALT
#define MTB FLOW WATERMARK MASK
                                                  0xFFFFFFF8u
#define MTB FLOW WATERMARK SHIFT
                                                  3
```

```
#define MTB FLOW WATERMARK WIDTH
                                                  29
#define MTB FLOW WATERMARK(x)
(((uint32 t)(((uint32 t)(x))<<MTB FLOW WATERMARK_SHIFT))&MTB_FLOW_WATERMA
RK MASK)
/* BASE Bit Fields */
#define MTB BASE BASEADDR MASK
                                                 0xFFFFFFFFu
#define MTB BASE BASEADDR SHIFT
#define MTB BASE BASEADDR WIDTH
                                                  32
#define MTB BASE BASEADDR(x)
(((uint32 t) (((uint32 t)(x)) << MTB BASE BASEADDR SHIFT)) & MTB BASE BASEADDR
MASK)
\overline{\ \ }/^* MODECTRL Bit Fields */
#define MTB MODECTRL MODECTRL MASK
                                                 0xFFFFFFFFu
#define MTB MODECTRL MODECTRL SHIFT
                                                 \cap
#define MTB MODECTRL MODECTRL WIDTH
                                                  32
#define MTB MODECTRL MODECTRL(x)
(((uint32 t)(((uint32 t)(x))<<MTB MODECTRL MODECTRL SHIFT))&MTB MODECTRL
MODECTRL MASK)
/* TAGSET Bit Fields */
#define MTB TAGSET TAGSET MASK
                                                  0xFFFFFFFFu
#define MTB TAGSET TAGSET SHIFT
#define MTB TAGSET TAGSET WIDTH
                                                  32
#define MTB TAGSET TAGSET(x)
(((uint32 t)(((uint32 t)(x))<<MTB TAGSET TAGSET SHIFT))&MTB TAGSET TAGSET
MASK)
/* TAGCLEAR Bit Fields */
#define MTB TAGCLEAR TAGCLEAR MASK
                                                0xFFFFFFFFu
#define MTB_TAGCLEAR_TAGCLEAR_SHIFT
#define MTB TAGCLEAR TAGCLEAR WIDTH
                                                 32
#define MTB TAGCLEAR TAGCLEAR(x)
(((uint32 t) (((uint32 t)(x)) << MTB TAGCLEAR TAGCLEAR SHIFT)) & MTB TAGCLEAR
TAGCLEAR MASK)
/* LOCKACCESS Bit Fields */
#define MTB LOCKACCESS LOCKACCESS MASK
                                                0xFFFFFFFFu
#define MTB LOCKACCESS LOCKACCESS SHIFT
#define MTB LOCKACCESS LOCKACCESS WIDTH
                                                  32
#define MTB LOCKACCESS LOCKACCESS(x)
(((uint32_t)(((uint32_t)(x))<<MTB_LOCKACCESS_LOCKACCESS_SHIFT))&MTB_LOCKA
CCESS LOCKACCESS MASK)
/* LOCKSTAT Bit Fields */
#define MTB LOCKSTAT LOCKSTAT MASK
                                                 0xFFFFFFFFu
#define MTB LOCKSTAT LOCKSTAT SHIFT
#define MTB LOCKSTAT LOCKSTAT WIDTH
#define MTB LOCKSTAT LOCKSTAT(x)
(((uint32 t)(((uint32 t)(x))<<MTB LOCKSTAT LOCKSTAT SHIFT))&MTB LOCKSTAT
LOCKSTAT MASK)
/* AUTHSTAT Bit Fields */
#define MTB AUTHSTAT BITO MASK
                                                  0x1u
#define MTB AUTHSTAT BITO SHIFT
                                                  \cap
#define MTB AUTHSTAT BITO WIDTH
                                                  1
#define MTB AUTHSTAT BITO(x)
(((uint32 t)(((uint32 t)(x)) << MTB AUTHSTAT BITO SHIFT)) & MTB AUTHSTAT BITO
MASK)
#define MTB AUTHSTAT BIT1 MASK
                                                  0x2u
#define MTB AUTHSTAT BIT1 SHIFT
                                                  1
#define MTB AUTHSTAT BIT1 WIDTH
#define MTB AUTHSTAT BIT1(x)
(((uint32 t)(((uint32 t)(x))<<MTB AUTHSTAT BIT1 SHIFT))&MTB AUTHSTAT BIT1
MASK)
#define MTB AUTHSTAT BIT2 MASK
                                                  0 \times 411
```

```
#define MTB AUTHSTAT BIT2 SHIFT
                                                 2
#define MTB AUTHSTAT BIT2 WIDTH
#define MTB AUTHSTAT BIT2(x)
(((uint32 t)(((uint32 t)(x))<<MTB AUTHSTAT BIT2 SHIFT))&MTB AUTHSTAT BIT2
MASK)
#define MTB AUTHSTAT BIT3 MASK
                                                 0x811
#define MTB AUTHSTAT BIT3 SHIFT
                                                 3
#define MTB AUTHSTAT BIT3 WIDTH
#define MTB AUTHSTAT BIT3(x)
(((uint32 t) (((uint32 t)(x)) << MTB AUTHSTAT BIT3 SHIFT)) & MTB AUTHSTAT BIT3
MASK)
/* DEVICEARCH Bit Fields */
#define MTB DEVICEARCH DEVICEARCH MASK
                                                0xFFFFFFFFu
#define MTB_DEVICEARCH_DEVICEARCH_SHIFT
                                                 Ω
#define MTB_DEVICEARCH DEVICEARCH WIDTH
                                                 32
#define MTB DEVICEARCH DEVICEARCH(x)
(((uint32 t)(((uint32 t)(x)) << MTB DEVICEARCH DEVICEARCH SHIFT)) & MTB DEVIC
EARCH DEVICEARCH MASK)
/* DEVICECFG Bit Fields */
#define MTB DEVICECFG DEVICECFG MASK
                                                 0xFFFFFFFFu
#define MTB DEVICECFG DEVICECFG SHIFT
#define MTB DEVICECFG DEVICECFG WIDTH
                                                 32
#define MTB DEVICECFG_DEVICECFG(x)
(((uint32 t)(((uint32 t)(x))<<MTB DEVICECFG DEVICECFG SHIFT))&MTB DEVICEC
FG DEVICECFG MASK)
/* DEVICETYPID Bit Fields */
#define MTB DEVICETYPID DEVICETYPID MASK
                                                0xFFFFFFFFu
#define MTB_DEVICETYPID DEVICETYPID SHIFT
#define MTB DEVICETYPID DEVICETYPID WIDTH
                                                 32
#define MTB DEVICETYPID DEVICETYPID(x)
(((uint32 t)(((uint32 t)(x))<<MTB DEVICETYPID DEVICETYPID SHIFT))&MTB DEV
ICETYPID DEVICETYPID MASK)
/* PERIPHID Bit Fields */
#define MTB PERIPHID PERIPHID MASK
                                                 0xFFFFFFFFu
#define MTB PERIPHID PERIPHID SHIFT
#define MTB PERIPHID PERIPHID WIDTH
                                                 32
#define MTB PERIPHID PERIPHID(x)
(((uint32 t)(((uint32 t)(x))<<MTB PERIPHID PERIPHID SHIFT))&MTB PERIPHID
PERIPHID MASK)
/* COMPID Bit Fields */
#define MTB COMPID COMPID MASK
                                                 0xFFFFFFFFu
#define MTB COMPID COMPID SHIFT
#define MTB COMPID COMPID WIDTH
                                                 32
#define MTB COMPID COMPID(x)
(((uint32_t)(((uint32_t)(x))<<MTB COMPID COMPID SHIFT))&MTB COMPID COMPID
_MASK)
/*!
 * @ }
 */ /* end of group MTB Register Masks */
/* MTB - Peripheral instance base addresses */
/** Peripheral MTB base address */
#define MTB BASE
                                                 (0xF0000000u)
/** Peripheral MTB base pointer */
                                                  ((MTB Type *)MTB BASE)
#define MTB
#define MTB BASE PTR
/** Array initializer of MTB peripheral base addresses */
#define MTB BASE ADDRS
                                                  { MTB BASE }
```

```
/** Array initializer of MTB peripheral base pointers */
#define MTB BASE PTRS
/* -----
  -- MTB - Register accessor macros
  ______
---- */
* @addtogroup MTB Register Accessor Macros MTB - Register accessor
macros
 * @ {
* /
/* MTB - Register instance definitions */
/* MTB */
#define MTB POSITION
                                               MTB POSITION REG(MTB)
                                               MTB MASTER REG(MTB)
#define MTB MASTER
#define MTB FLOW
                                               MTB FLOW REG (MTB)
#define MTB BASEr
                                               MTB BASE REG (MTB)
                                               MTB MODECTRL REG (MTB)
#define MTB MODECTRL
                                               MTB TAGSET REG (MTB)
#define MTB TAGSET
#define MTB TAGCLEAR
                                               MTB TAGCLEAR REG(MTB)
#define MTB LOCKACCESS
                                               MTB LOCKACCESS REG (MTB)
#define MTB LOCKSTAT
                                               MTB LOCKSTAT REG (MTB)
                                               MTB AUTHSTAT REG(MTB)
#define MTB AUTHSTAT
#define MTB DEVICEARCH
                                               MTB DEVICEARCH REG (MTB)
                                               MTB DEVICECFG REG(MTB)
#define MTB DEVICECFG
                                               MTB DEVICETYPID REG(MTB)
#define MTB DEVICETYPID
                                               MTB PERIPHID REG (MTB, 0)
#define MTB PERIPHID4
#define MTB PERIPHID5
                                               MTB PERIPHID REG(MTB, 1)
                                               MTB PERIPHID REG (MTB, 2)
#define MTB PERIPHID6
#define MTB PERIPHID7
                                               MTB PERIPHID REG(MTB, 3)
#define MTB PERIPHID0
                                               MTB PERIPHID REG(MTB, 4)
#define MTB PERIPHID1
                                               MTB PERIPHID REG(MTB,5)
#define MTB_PERIPHID2
                                               MTB_PERIPHID_REG(MTB, 6)
                                               MTB PERIPHID REG(MTB, 7)
#define MTB PERIPHID3
#define MTB COMPID0
                                               MTB COMPID REG(MTB, 0)
#define MTB COMPID1
                                               MTB COMPID REG(MTB, 1)
#define MTB COMPID2
                                               MTB COMPID REG(MTB, 2)
#define MTB COMPID3
                                               MTB COMPID REG(MTB, 3)
/* MTB - Register array accessors */
#define MTB PERIPHID(index)
MTB PERIPHID REG(MTB, index)
#define MTB COMPID(index)
MTB COMPID REG(MTB, index)
/ * !
* @ }
 */ /* end of group MTB Register_Accessor_Macros */
/*!
* @}
 */ /* end of group MTB Peripheral Access Layer */
```

```
-- MTBDWT Peripheral Access Layer
---- */
/*!
 * @addtogroup MTBDWT Peripheral Access Layer MTBDWT Peripheral Access
Laver
* @ {
 * /
/** MTBDWT - Register Layout Typedef */
typedef struct {
 I uint32 t CTRL;
                                                /**< MTB DWT Control
Register, offset: 0x0 */
    uint8_t RESERVED_0[28];
                                                /* offset: 0x20, array
 struct {
step: 0x10 */
                                                   /**< MTB DWT
    IO uint32 t COMP;
Comparator Register, array offset: 0x20, array step: 0x10 */
                                                  /**< MTB DWT
   IO uint32 t MASK;
Comparator Mask Register, array offset: 0x24, array step: 0x10 */
  IO uint32 t FCT;
                                                  /**< MTB DWT
Comparator Function Register 0..MTB DWT Comparator Function Register 1,
array offset: 0x28, array step: 0x10 */
       uint8 t RESERVED 0[4];
  } COMPARATOR[2];
      uint8 t RESERVED 1[448];
   IO uint32 t TBCTRL;
                                                /**< MTB DWT Trace
Buffer Control Register, offset: 0x200 */
     uint8 t RESERVED 2[3524];
   I uint32 t DEVICECFG;
                                                 /**< Device
Configuration Register, offset: 0xFC8 */
  I uint32 t DEVICETYPID;
                                                 /**< Device Type
Identifier Register, offset: 0xFCC */
  I uint32 t PERIPHID[8];
                                                 /**< Peripheral ID
Register, array offset: 0xFD0, array step: 0x4 */
  I uint32 t COMPID[4];
                                                 /**< Component ID
Register, array offset: 0xFF0, array step: 0x4 */
} MTBDWT Type, *MTBDWT MemMapPtr;
/* -----
   -- MTBDWT - Register accessor macros
---- */
/*!
* @addtogroup MTBDWT Register Accessor Macros MTBDWT - Register accessor
macros
* @ {
 */
/* MTBDWT - Register accessors */
#define MTBDWT CTRL REG(base)
                                              ((base)->CTRL)
#define MTBDWT COMP REG(base,index)
                                               ((base) -
>COMPARATOR[index].COMP)
#define MTBDWT COMP COUNT
```

```
#define MTBDWT MASK REG(base,index)
                                             ((base)-
>COMPARATOR[index].MASK)
#define MTBDWT MASK COUNT
#define MTBDWT_FCT_REG(base, index)
                                              ((base)-
>COMPARATOR[index].FCT)
#define MTBDWT FCT COUNT
#define MTBDWT TBCTRL REG(base)
                                              ((base)->TBCTRL)
#define MTBDWT DEVICECFG REG(base)
                                              ((base)->DEVICECFG)
#define MTBDWT DEVICETYPID REG(base)
                                              ((base) ->DEVICETYPID)
#define MTBDWT PERIPHID REG(base, index)
                                              ((base)-
>PERIPHID[index])
#define MTBDWT_PERIPHID_COUNT
#define MTBDWT COMPID REG(base, index)
                                             ((base)->COMPID[index])
#define MTBDWT COMPID COUNT
/*!
 * @ }
 */ /* end of group MTBDWT Register Accessor Macros */
/* -----
  -- MTBDWT Register Masks
---- */
 * @addtogroup MTBDWT Register Masks MTBDWT Register Masks
 * @ {
/* CTRL Bit Fields */
#define MTBDWT CTRL DWTCFGCTRL MASK
                                             0xFFFFFFFu
#define MTBDWT CTRL DWTCFGCTRL SHIFT
#define MTBDWT CTRL DWTCFGCTRL WIDTH
                                              2.8
#define MTBDWT CTRL DWTCFGCTRL(x)
(((uint32 t)(((uint32 t)(x))<<MTBDWT CTRL DWTCFGCTRL SHIFT))&MTBDWT CTRL
DWTCFGCTRL MASK)
#define MTBDWT CTRL NUMCMP MASK
                                              0xF0000000u
#define MTBDWT CTRL NUMCMP SHIFT
                                              28
#define MTBDWT CTRL NUMCMP WIDTH
#define MTBDWT CTRL NUMCMP(x)
(((uint32 t)(((uint32 t)(x))<<MTBDWT CTRL NUMCMP SHIFT))&MTBDWT CTRL NUMC
MP MASK)
/* COMP Bit Fields */
#define MTBDWT_COMP_COMP_MASK
                                              0xFFFFFFFFu
#define MTBDWT COMP COMP SHIFT
#define MTBDWT COMP COMP WIDTH
                                              32
#define MTBDWT COMP COMP(x)
(((uint32 t)(((uint32 t)(x))<<MTBDWT COMP COMP SHIFT))&MTBDWT COMP COMP M
ASK)
/* MASK Bit Fields */
#define MTBDWT MASK MASK MASK
                                              0x1Fu
#define MTBDWT_MASK_MASK_SHIFT
#define MTBDWT MASK MASK WIDTH
#define MTBDWT MASK MASK(x)
(((uint32 t)(((uint32 t)(x))<<MTBDWT MASK MASK SHIFT))&MTBDWT MASK MASK M
/* FCT Bit Fields */
#define MTBDWT FCT FUNCTION MASK
                                             0×F11
```

```
#define MTBDWT FCT FUNCTION SHIFT
                                                0
#define MTBDWT FCT FUNCTION WIDTH
#define MTBDWT FCT FUNCTION(x)
(((uint32 t)(((uint32 t)(x))<<MTBDWT FCT FUNCTION SHIFT))&MTBDWT FCT FUNC
TION MASK)
#define MTBDWT FCT DATAVMATCH MASK
                                                 0 \times 10011
#define MTBDWT FCT DATAVMATCH SHIFT
#define MTBDWT FCT DATAVMATCH WIDTH
#define MTBDWT FCT DATAVMATCH(x)
(((uint32 t)(((uint32 t)(x))<<MTBDWT FCT DATAVMATCH SHIFT))&MTBDWT FCT DA
TAVMATCH MASK)
#define MTBDWT FCT DATAVSIZE MASK
                                                 0xC00u
#define MTBDWT FCT DATAVSIZE SHIFT
                                                 10
#define MTBDWT FCT DATAVSIZE WIDTH
#define MTBDWT FCT DATAVSIZE(x)
(((uint32_t)(((uint32_t)(x))<<MTBDWT_FCT_DATAVSIZE_SHIFT))&MTBDWT_FCT_DAT
AVSIZE MASK)
#define MTBDWT FCT DATAVADDRO MASK
                                                 0xF000u
#define MTBDWT FCT DATAVADDR0 SHIFT
                                                 12
#define MTBDWT FCT DATAVADDRO WIDTH
#define MTBDWT FCT DATAVADDR0(x)
(((uint32 t)(((uint32 t)(x))<<MTBDWT FCT DATAVADDRO SHIFT))&MTBDWT FCT DA
TAVADDRO MASK)
#define MTBDWT FCT MATCHED MASK
                                                 0x1000000u
#define MTBDWT FCT MATCHED SHIFT
                                                 24
#define MTBDWT FCT MATCHED WIDTH
#define MTBDWT FCT MATCHED(x)
(((uint32 t)(((uint32 t)(x))<<MTBDWT FCT MATCHED SHIFT))&MTBDWT FCT MATCH
ED MASK)
/* TBCTRL Bit Fields */
#define MTBDWT TBCTRL ACOMPO MASK
                                                 0x1u
#define MTBDWT TBCTRL ACOMPO SHIFT
                                                 \cap
#define MTBDWT TBCTRL ACOMPO WIDTH
#define MTBDWT TBCTRL ACOMPO(x)
(((uint32 t)(((uint32 t)(x))<<MTBDWT TBCTRL ACOMPO SHIFT))&MTBDWT TBCTRL
ACOMPO MASK)
#define MTBDWT_TBCTRL_ACOMP1_MASK
                                                 0x2u
#define MTBDWT_TBCTRL_ACOMP1_SHIFT
                                                 1
#define MTBDWT TBCTRL ACOMP1 WIDTH
#define MTBDWT TBCTRL ACOMP1(x)
(((uint32 t)(((uint32 t)(x))<<MTBDWT TBCTRL ACOMP1 SHIFT))&MTBDWT TBCTRL
ACOMP1 MASK)
#define MTBDWT TBCTRL NUMCOMP MASK
                                                 0xF000000011
#define MTBDWT TBCTRL NUMCOMP SHIFT
                                                 2.8
#define MTBDWT_TBCTRL_NUMCOMP_WIDTH
#define MTBDWT_TBCTRL_NUMCOMP(x)
(((uint32 t)(((uint32 t)(x))<<MTBDWT TBCTRL NUMCOMP SHIFT))&MTBDWT TBCTRL
NUMCOMP MASK)
/* DEVICECFG Bit Fields */
#define MTBDWT DEVICECFG DEVICECFG MASK
                                                0xffffffffu
#define MTBDWT DEVICECFG DEVICECFG SHIFT
#define MTBDWT DEVICECFG DEVICECFG WIDTH
                                                 32
#define MTBDWT DEVICECFG DEVICECFG(x)
(((uint32 t)(((uint32 t)(x))<<MTBDWT DEVICECFG DEVICECFG SHIFT))&MTBDWT D
EVICECFG DEVICECFG MASK)
/* DEVICETYPID Bit Fields */
#define MTBDWT DEVICETYPID DEVICETYPID MASK
                                                0xffffffffu
#define MTBDWT DEVICETYPID DEVICETYPID SHIFT
#define MTBDWT DEVICETYPID DEVICETYPID WIDTH 32
```

```
#define MTBDWT DEVICETYPID DEVICETYPID(x)
(((uint32 t)(((uint32 t)(x))<<MTBDWT DEVICETYPID DEVICETYPID SHIFT))&MTBD
WT DEVICETYPID DEVICETYPID MASK)
/* PERIPHID Bit Fields */
#define MTBDWT PERIPHID PERIPHID MASK
                                               (14444444X)
#define MTBDWT PERIPHID PERIPHID SHIFT
#define MTBDWT PERIPHID PERIPHID WIDTH
                                                32
#define MTBDWT PERIPHID PERIPHID(x)
(((uint32_t)(((uint32_t)(x))<<MTBDWT PERIPHID PERIPHID SHIFT))&MTBDWT PER
IPHID PERIPHID MASK)
/* COMPID Bit Fields */
#define MTBDWT_COMPID_COMPID_MASK
                                               0xFFFFFFFFu
#define MTBDWT COMPID COMPID SHIFT
#define MTBDWT COMPID COMPID WIDTH
                                               32
#define MTBDWT COMPID COMPID(x)
(((uint32 t)(((uint32 t)(x))<<MTBDWT COMPID COMPID SHIFT))&MTBDWT COMPID
COMPID MASK)
/*!
* @}
*/ /* end of group MTBDWT Register Masks */
/* MTBDWT - Peripheral instance base addresses */
/** Peripheral MTBDWT base address */
#define MTBDWT BASE
                                                (0xF0001000u)
/** Peripheral MTBDWT base pointer */
#define MTBDWT
                                                ((MTBDWT Type
*) MTBDWT BASE)
#define MTBDWT BASE PTR
                                                (MTBDWT)
/** Array initializer of MTBDWT peripheral base addresses */
#define MTBDWT BASE ADDRS
                                               { MTBDWT BASE }
/** Array initializer of MTBDWT peripheral base pointers */
#define MTBDWT BASE PTRS
                                               { MTBDWT }
/* -----
   -- MTBDWT - Register accessor macros
---- */
* @addtogroup MTBDWT Register Accessor Macros MTBDWT - Register accessor
macros
* @{
 */
/* MTBDWT - Register instance definitions */
/* MTBDWT */
#define MTBDWT CTRL
                                                MTBDWT CTRL REG (MTBDWT)
#define MTBDWT COMP0
MTBDWT COMP \overline{REG} (MTBDWT, 0)
#define MTBDWT MASKO
MTBDWT MASK REG (MTBDWT, 0)
#define MTBDWT FCT0
                                                MTBDWT FCT REG(MTBDWT, 0)
#define MTBDWT COMP1
MTBDWT COMP REG (MTBDWT, 1)
#define MTBDWT MASK1
MTBDWT MASK REG (MTBDWT, 1)
```

```
#define MTBDWT FCT1
                                                   MTBDWT FCT REG(MTBDWT, 1)
#define MTBDWT TBCTRL
MTBDWT_TBCTRL_REG(MTBDWT)
#define MTBDWT DEVICECFG
MTBDWT DEVICECFG REG (MTBDWT)
#define MTBDWT DEVICETYPID
MTBDWT DEVICETYPID REG(MTBDWT)
#define MTBDWT PERIPHID4
MTBDWT PERIPHID REG(MTBDWT,0)
#define MTBDWT PERIPHID5
MTBDWT PERIPHID REG(MTBDWT, 1)
#define MTBDWT PERIPHID6
MTBDWT PERIPHID REG (MTBDWT, 2)
#define MTBDWT PERIPHID7
MTBDWT PERIPHID REG (MTBDWT, 3)
#define MTBDWT PERIPHID0
MTBDWT PERIPHID REG (MTBDWT, 4)
#define MTBDWT PERIPHID1
MTBDWT PERIPHID REG(MTBDWT, 5)
#define MTBDWT PERIPHID2
MTBDWT PERIPHID REG (MTBDWT, 6)
#define MTBDWT PERIPHID3
MTBDWT PERIPHID REG (MTBDWT, 7)
#define MTBDWT COMPID0
MTBDWT COMPID REG(MTBDWT, 0)
\verb|#define MTBDWT| COMPID1|
MTBDWT COMPID REG (MTBDWT, 1)
#define MTBDWT COMPID2
MTBDWT COMPID REG (MTBDWT, 2)
#define MTBDWT COMPID3
MTBDWT COMPID REG (MTBDWT, 3)
/* MTBDWT - Register array accessors */
#define MTBDWT COMP(index)
MTBDWT COMP REG(MTBDWT, index)
#define MTBDWT MASK(index)
MTBDWT MASK REG(MTBDWT, index)
#define MTBDWT FCT(index)
MTBDWT FCT REG(MTBDWT, index)
#define MTBDWT PERIPHID(index)
MTBDWT PERIPHID REG(MTBDWT, index)
#define MTBDWT COMPID(index)
MTBDWT COMPID REG(MTBDWT, index)
* @ }
 */ /* end of group MTBDWT Register Accessor Macros */
 */ /* end of group MTBDWT Peripheral Access Layer */
```

```
-- NV Peripheral Access Layer
---- */
```

/*!

/ * !

```
/*!
* @addtogroup NV Peripheral Access Layer NV Peripheral Access Layer
 */
/** NV - Register Layout Typedef */
typedef struct {
 I uint8 t BACKKEY3;
                                                /**< Backdoor
Comparison Key 3., offset: 0x0 */
 I uint8 t BACKKEY2;
                                                /**< Backdoor
Comparison Key 2., offset: 0x1 */
 __I uint8_t BACKKEY1;
                                                 /**< Backdoor
Comparison Key 1., offset: 0x2 */
                                                 /**< Backdoor
  I uint8 t BACKKEY0;
Comparison Key 0., offset: 0x3 */
  __I uint8 t BACKKEY7;
                                                 /**< Backdoor
Comparison Key 7., offset: 0x4 */
 I uint8 t BACKKEY6;
                                                /**< Backdoor
Comparison Key 6., offset: 0x5 */
 I uint8 t BACKKEY5;
                                                 /**< Backdoor
Comparison Key 5., offset: 0x6 */
 I uint8 t BACKKEY4;
                                                 /**< Backdoor
Comparison Key 4., offset: 0x7 */
 I uint8 t FPROT3;
                                                 /**< Non-volatile P-
Flash Protection 1 - Low Register, offset: 0x8 */
 I uint8 t FPROT2;
                                                 /**< Non-volatile P-
Flash Protection 1 - High Register, offset: 0x9 */
 I uint8 t FPROT1;
                                                 /**< Non-volatile P-
Flash Protection 0 - Low Register, offset: 0xA */
                                                 /**< Non-volatile P-
   I uint8 t FPROT0;
Flash Protection 0 - High Register, offset: 0xB */
  I uint8 t FSEC;
                                                 /**< Non-volatile
Flash Security Register, offset: 0xC */
                                                /**< Non-volatile
 I uint8 t FOPT;
Flash Option Register, offset: 0xD */
} NV_Type, *NV_MemMapPtr;
  -- NV - Register accessor macros
  ______
---- */
* @addtogroup NV Register Accessor Macros NV - Register accessor macros
 * @ {
*/
/* NV - Register accessors */
#define NV BACKKEY3 REG(base)
                                               ((base)->BACKKEY3)
#define NV BACKKEY2 REG(base)
                                               ((base)->BACKKEY2)
#define NV BACKKEY1 REG(base)
                                               ((base)->BACKKEY1)
#define NV_BACKKEY0_REG(base)
                                               ((base)->BACKKEY0)
#define NV_BACKKEY7_REG(base)
                                               ((base)->BACKKEY7)
#define NV BACKKEY6 REG(base)
                                               ((base)->BACKKEY6)
#define NV BACKKEY5 REG(base)
                                               ((base)->BACKKEY5)
#define NV BACKKEY4 REG(base)
                                               ((base)->BACKKEY4)
#define NV FPROT3 REG(base)
                                               ((base)->FPROT3)
#define NV FPROT2 REG(base)
                                               ((base)->FPROT2)
```

```
#define NV FPROT1 REG(base)
                                                 ((base)->FPROT1)
#define NV_FPROTO_REG(base)
                                                 ((base) ->FPROT0)
#define NV_FSEC_REG(base)
                                                 ((base)->FSEC)
#define NV FOPT REG(base)
                                                 ((base) ->FOPT)
/*!
* @ }
*/ /* end of group NV Register Accessor Macros */
_____
  -- NV Register Masks
  ______
---- */
* @addtogroup NV Register Masks NV Register Masks
* @ {
*/
/* BACKKEY3 Bit Fields */
#define NV BACKKEY3 KEY MASK
                                                0xFFu
#define NV BACKKEY3 KEY SHIFT
#define NV BACKKEY3 KEY WIDTH
#define NV BACKKEY3 KEY(x)
(((uint8 t)(((uint8 t)(x))<<NV BACKKEY3 KEY SHIFT))&NV BACKKEY3 KEY MASK)
/* BACKKEY2 Bit Fields */
#define NV BACKKEY2 KEY MASK
                                                0xFFu
#define NV BACKKEY2 KEY SHIFT
                                                0
                                                 8
#define NV BACKKEY2 KEY WIDTH
#define NV BACKKEY2 KEY(x)
(((uint8 t)(((uint8 t)(x)) << NV BACKKEY2 KEY SHIFT)) &NV BACKKEY2 KEY MASK)
/* BACKKEY1 Bit Fields */
#define NV BACKKEY1 KEY MASK
                                                0xFFu
#define NV BACKKEY1 KEY SHIFT
                                                 \cap
#define NV_BACKKEY1_KEY_WIDTH
                                                 8
#define NV_BACKKEY1_KEY(x)
(((uint8_t)(((uint8_t)(x))<<NV_BACKKEY1_KEY_SHIFT))&NV_BACKKEY1 KEY MASK)
/* BACKKEYO Bit Fields */
#define NV BACKKEYO KEY MASK
                                                 0xFFu
#define NV BACKKEYO KEY SHIFT
#define NV BACKKEYO KEY WIDTH
                                                 8
#define NV BACKKEY0 KEY(x)
(((uint8 t)(((uint8 t)(x)) << NV BACKKEY0 KEY SHIFT)) &NV BACKKEY0 KEY MASK)
/* BACKKEY7 Bit Fields */
#define NV BACKKEY7 KEY MASK
                                                0xFFu
#define NV BACKKEY7 KEY SHIFT
                                                 \cap
#define NV BACKKEY7 KEY WIDTH
#define NV BACKKEY7 KEY(x)
(((uint8 t)(((uint8 t)(x))<<NV BACKKEY7 KEY SHIFT))&NV BACKKEY7 KEY MASK)
/* BACKKEY6 Bit Fields */
#define NV_BACKKEY6_KEY_MASK
                                                0xFFu
#define NV_BACKKEY6_KEY_SHIFT
#define NV BACKKEY6 KEY WIDTH
#define NV BACKKEY6 KEY(x)
(((uint8 t)(((uint8 t)(x)) << NV BACKKEY6 KEY SHIFT)) &NV BACKKEY6 KEY MASK)
/* BACKKEY5 Bit Fields */
#define NV BACKKEY5 KEY MASK
                                                0×FF11
#define NV BACKKEY5 KEY SHIFT
                                                 0
```

```
#define NV BACKKEY5 KEY WIDTH
                                                   8
#define NV BACKKEY5 KEY(x)
(((uint8 t)(((uint8 t)(x)) << NV BACKKEY5 KEY SHIFT)) &NV BACKKEY5 KEY MASK)
/* BACKKEY4 Bit Fields */
#define NV BACKKEY4 KEY MASK
                                                   0×FF11
#define NV BACKKEY4 KEY SHIFT
                                                   0
#define NV BACKKEY4 KEY WIDTH
                                                   8
#define NV BACKKEY4 KEY(x)
(((uint8 t)(((uint8 t)(x))<<NV BACKKEY4 KEY SHIFT))&NV BACKKEY4 KEY MASK)
/* FPROT3 Bit Fields */
#define NV FPROT3 PROT MASK
                                                   0xFFu
#define NV FPROT3 PROT SHIFT
                                                   0
#define NV FPROT3 PROT WIDTH
#define NV FPROT3 PROT(x)
(((uint8 t)(((uint8 t)(x)) << NV FPROT3 PROT SHIFT))&NV FPROT3 PROT MASK)
/* FPROT2 Bit Fields */
#define NV FPROT2 PROT MASK
                                                   0xFFu
#define NV FPROT2 PROT SHIFT
                                                   0
#define NV FPROT2 PROT WIDTH
#define NV FPROT2 PROT(x)
(((uint8 t)(((uint8 t)(x)) << NV FPROT2 PROT SHIFT)) &NV FPROT2 PROT MASK)
/* FPROT1 Bit Fields */
#define NV_FPROT1_PROT MASK
                                                   0xFFu
#define NV FPROT1 PROT SHIFT
                                                   0
#define NV FPROT1 PROT WIDTH
                                                   8
#define NV FPROT1 PROT(x)
(((uint8 t)(((uint8 t)(x))<<NV FPROT1 PROT SHIFT))&NV FPROT1 PROT MASK)
/* FPROTO Bit Fields */
#define NV FPROTO PROT MASK
                                                   0xFFu
#define NV FPROTO PROT SHIFT
                                                   0
#define NV_FPROTO PROT WIDTH
                                                   8
#define NV FPROTO PROT(x)
(((uint8 t)(((uint8 t)(x)) << NV FPROTO PROT SHIFT))&NV FPROTO PROT MASK)
/* FSEC Bit Fields */
#define NV FSEC SEC MASK
                                                   0x3u
#define NV FSEC SEC SHIFT
                                                   0
#define NV_FSEC_SEC_WIDTH
                                                   2
#define NV_FSEC_SEC(x)
(((uint8 t)(((uint8 t)(x)) << NV FSEC SEC SHIFT)) &NV FSEC SEC MASK)
#define NV FSEC FSLACC MASK
                                                   0xCu
#define NV FSEC FSLACC SHIFT
                                                   2
#define NV FSEC FSLACC WIDTH
                                                   2
#define NV FSEC FSLACC(x)
(((uint8 t)(((uint8 t)(x)) << NV FSEC FSLACC SHIFT)) &NV FSEC FSLACC MASK)
#define NV FSEC MEEN MASK
                                                   0x30u
#define NV_FSEC_MEEN_SHIFT
                                                   4
#define NV FSEC MEEN WIDTH
#define NV FSEC MEEN(x)
(((uint8 t)(((uint8 t)(x)) << NV FSEC MEEN SHIFT))&NV FSEC MEEN MASK)
#define NV FSEC KEYEN MASK
                                                  0xC0u
#define NV FSEC KEYEN SHIFT
                                                   6
#define NV FSEC KEYEN WIDTH
                                                   2
#define NV FSEC KEYEN(x)
(((uint8 t)(((uint8 t)(x)) << NV FSEC KEYEN SHIFT)) &NV FSEC KEYEN MASK)
/* FOPT Bit Fields */
#define NV FOPT LPBOOTO MASK
                                                   0x1u
#define NV FOPT LPBOOTO SHIFT
                                                   0
#define NV FOPT LPBOOTO WIDTH
                                                   1
#define NV FOPT LPBOOTO(x)
(((uint8 t)(((uint8 t)(x))<<NV FOPT LPBOOTO SHIFT))&NV FOPT LPBOOTO MASK)
```

```
#define NV FOPT NMI DIS MASK
                                               0x4u
#define NV FOPT NMI DIS SHIFT
                                                2
#define NV_FOPT_NMI_DIS_WIDTH
                                                1
#define NV_FOPT_NMI_DIS(x)
(((uint8 t)(((uint8 t)(x)) << NV FOPT NMI DIS SHIFT)) &NV FOPT NMI DIS MASK)
#define NV FOPT RESET PIN CFG MASK
                                          0x8u
#define NV FOPT RESET PIN CFG SHIFT
#define NV FOPT RESET PIN CFG WIDTH
#define NV FOPT RESET PIN CFG(x)
(((uint8 t)(((uint8 t)(x)) << NV FOPT RESET PIN CFG SHIFT)) &NV FOPT RESET P
IN CFG MASK)
#define NV_FOPT_LPBOOT1_MASK
                                                0x10u
#define NV FOPT LPBOOT1 SHIFT
#define NV FOPT LPBOOT1 WIDTH
#define NV FOPT LPBOOT1(x)
(((uint8 t)(((uint8 t)(x)) << NV FOPT LPBOOT1 SHIFT))&NV_FOPT_LPBOOT1_MASK)</pre>
#define NV FOPT FAST INIT MASK
                                               0x20u
#define NV FOPT FAST INIT SHIFT
#define NV FOPT FAST INIT WIDTH
#define NV FOPT FAST INIT(x)
(((uint8 t)(((uint8 t)(x)) << NV FOPT FAST INIT SHIFT)) &NV FOPT FAST INIT M
ASK)
/*!
* @ }
 */ /* end of group NV Register Masks */
/* NV - Peripheral instance base addresses */
/** Peripheral FTFA FlashConfig base address */
#define FTFA FlashConfig BASE
                                                (0x400u)
/** Peripheral FTFA FlashConfig base pointer */
#define FTFA FlashConfig
                                                ((NV Type
*)FTFA FlashConfig BASE)
#define FTFA FlashConfig BASE PTR
                                                (FTFA FlashConfig)
/** Array initializer of NV peripheral base addresses */
#define NV BASE ADDRS
                                                { FTFA FlashConfig BASE
/** Array initializer of NV peripheral base pointers */
#define NV BASE PTRS
                                               { FTFA FlashConfig }
/* -----
  -- NV - Register accessor macros
---- */
/*!
 * @addtogroup NV Register Accessor Macros NV - Register accessor macros
 * @ {
 * /
/* NV - Register instance definitions */
/* FTFA FlashConfig */
#define NV BACKKEY3
NV BACKKEY3 REG(FTFA FlashConfig)
#define NV BACKKEY2
NV BACKKEY2 REG(FTFA_FlashConfig)
```

```
#define NV BACKKEY1
NV BACKKEY1 REG(FTFA FlashConfig)
#define NV BACKKEY0
NV BACKKEYO REG(FTFA FlashConfig)
#define NV BACKKEY7
NV BACKKEY REG (FTFA FlashConfig)
#define NV BACKKEY6
NV BACKKEY6 REG(FTFA FlashConfig)
#define NV BACKKEY5
NV BACKKEY5 REG(FTFA FlashConfig)
#define NV BACKKEY4
NV BACKKEY4 REG(FTFA FlashConfig)
#define NV FPROT3
NV FPROT3 REG(FTFA FlashConfig)
#define NV FPROT2
NV_FPROT2_REG(FTFA_FlashConfig)
#define NV FPROT1
NV FPROT1 REG(FTFA FlashConfig)
#define NV FPROTO
NV FPROTO REG(FTFA FlashConfig)
#define NV FSEC
NV FSEC REG(FTFA FlashConfig)
#define NV FOPT
NV FOPT REG(FTFA FlashConfig)
/ * !
* @}
 ^{\star}/ /* end of group NV Register Accessor Macros ^{\star}/
/*!
* @ }
*/ /* end of group NV Peripheral Access Layer */
/* -----
  -- OSC Peripheral Access Layer
---- */
 * @addtogroup OSC Peripheral Access Layer OSC Peripheral Access Layer
 * @ {
/** OSC - Register Layout Typedef */
typedef struct {
                                               /**< OSC Control
 IO uint8 t CR;
Register, offset: 0x0 */
} OSC Type, *OSC MemMapPtr;
/* -----
  -- OSC - Register accessor macros
---- */
/*!
```

```
* @addtogroup OSC Register Accessor Macros OSC - Register accessor
macros
 * @ {
 */
/* OSC - Register accessors */
#define OSC CR REG(base)
                                                    ((base) ->CR)
/*!
* @}
 ^{*}/ /* end of group OSC Register Accessor Macros ^{*}/
   -- OSC Register Masks
---- */
/*!
 * @addtogroup OSC Register Masks OSC Register Masks
 * @ {
 */
/* CR Bit Fields */
#define OSC CR SC16P MASK
                                                    0 \times 111
#define OSC CR SC16P SHIFT
#define OSC_CR_SC16P_WIDTH
#define OSC_CR_SC16P(x)
(((uint8 t) (((uint8 t)(x)) << OSC CR SC16P SHIFT)) &OSC CR SC16P MASK)
#define OSC CR SC8P MASK
                                                    0x2u
#define OSC CR SC8P SHIFT
                                                    1
#define OSC CR SC8P WIDTH
#define OSC CR SC8P(x)
(((uint8 t)(((uint8 t)(x))<<OSC CR SC8P SHIFT))&OSC CR SC8P MASK)
#define OSC_CR_SC4P_MASK
                                                    0x4u
#define OSC_CR_SC4P_SHIFT
                                                    2
#define OSC_CR_SC4P_WIDTH
                                                    1
#define OSC CR SC4P(x)
(((uint8 t) (((uint8 t)(x)) <<OSC CR SC4P SHIFT)) &OSC CR SC4P MASK)
#define OSC CR SC2P MASK
                                                    0x8u
#define OSC CR SC2P SHIFT
                                                    3
#define OSC_CR_SC2P_WIDTH
#define OSC_CR_SC2P(x)
                                                    1
(((uint8_t)(((uint8_t)(x)) << OSC_CR_SC2P_SHIFT)) & OSC_CR_SC2P_MASK)
#define OSC_CR_EREFSTEN_MASK
                                                    0x20u
                                                    5
#define OSC CR EREFSTEN SHIFT
#define OSC CR EREFSTEN WIDTH
#define OSC CR EREFSTEN(x)
(((uint8 t)(((uint8 t)(x)) << OSC CR EREFSTEN SHIFT))&OSC CR EREFSTEN MASK)
#define OSC CR ERCLKEN MASK
                                                   0x80u
#define OSC_CR_ERCLKEN_SHIFT
                                                    7
#define OSC_CR_ERCLKEN_WIDTH
                                                    1
#define OSC_CR_ERCLKEN(x)
(((uint8 t) (((uint8 t)(x)) << OSC CR ERCLKEN SHIFT)) &OSC CR ERCLKEN MASK)
/*!
 * @ }
 ^{*}/ /* end of group OSC Register Masks ^{*}/
```

```
/* OSC - Peripheral instance base addresses */
/** Peripheral OSCO base address */
#define OSC0 BASE
                                          (0x40065000u)
/** Peripheral OSCO base pointer */
#define OSC0
                                           ((OSC Type *)OSCO BASE)
#define OSCO BASE PTR
/** Array initializer of OSC peripheral base addresses */
#define OSC BASE ADDRS
                                          { OSCO BASE }
/** Array initializer of OSC peripheral base pointers */
#define OSC BASE PTRS
                                          { OSCO }
/* -----
  -- OSC - Register accessor macros
---- */
/*!
* @addtogroup OSC Register_Accessor_Macros OSC - Register accessor
macros
* @ {
*/
/* OSC - Register instance definitions */
/* OSC0 */
#define OSC0 CR
                                          OSC CR REG(OSCO)
/*!
* @ }
 */ /* end of group OSC Register Accessor Macros */
/*!
*/ /* end of group OSC_Peripheral_Access_Layer */
/* -----
  -- PIT Peripheral Access Layer
  ______
----- */
/*!
* @addtogroup PIT Peripheral Access Layer PIT Peripheral Access Layer
* @ {
*/
/** PIT - Register Layout Typedef */
typedef struct {
  __IO uint32_t MCR;
                                            /**< PIT Module
Control Register, offset: 0x0 */
     uint8 t RESERVED 0[220];
   I uint32 t LTMR64H;
                                            /**< PIT Upper
Lifetime Timer Register, offset: 0xE0 */
  I uint32 t LTMR64L;
                                            /**< PIT Lower
Lifetime Timer Register, offset: 0xE4 */
```

```
uint8 t RESERVED 1[24];
                                           /* offset: 0x100,
 struct {
array step: 0x10 */
   __IO uint32_t LDVAL;
                                             /**< Timer Load
Value Register, array offset: 0x100, array step: 0x10 */
    I uint32 t CVAL;
                                             /**< Current Timer
Value Register, array offset: 0x104, array step: 0x10 */
    IO uint32 t TCTRL;
                                             /**< Timer Control
Register, array offset: 0x108, array step: 0x10 */
    IO uint32 t TFLG;
                                             /**< Timer Flag
Register, array offset: 0x10C, array step: 0x10 */
 } CHANNEL[2];
} PIT Type, *PIT MemMapPtr;
/* -----
  -- PIT - Register accessor macros
  ______
----- */
* @addtogroup PIT Register Accessor Macros PIT - Register accessor
macros
* @ {
*/
/* PIT - Register accessors */
#define PIT MCR REG(base)
                                         ((base)->MCR)
#define PIT LTMR64H REG(base)
                                          ((base)->LTMR64H)
#define PIT LTMR64L REG(base)
                                          ((base)->LTMR64L)
#define PIT LDVAL REG(base, index)
                                          ((base)-
>CHANNEL[index].LDVAL)
#define PIT LDVAL COUNT
#define PIT CVAL REG(base, index)
                                         ((base)-
>CHANNEL[index].CVAL)
#define PIT_CVAL_COUNT
#define PIT_TCTRL_REG(base,index)
                                         ((base)-
>CHANNEL[index].TCTRL)
#define PIT TCTRL COUNT
#define PIT TFLG REG(base, index)
                                         ((base)-
>CHANNEL[index].TFLG)
#define PIT TFLG COUNT
/*!
* @ }
*/ /* end of group PIT Register Accessor Macros */
/* -----
  -- PIT Register Masks
  _______
---- */
/*!
* @addtogroup PIT Register Masks PIT Register Masks
* @ {
 * /
```

```
/* MCR Bit Fields */
#define PIT MCR FRZ MASK
                                                   0x1u
#define PIT_MCR_FRZ_SHIFT
#define PIT_MCR_FRZ_WIDTH
#define PIT MCR FRZ(x)
(((uint32 t)(((uint32 t)(x))<<PIT MCR FRZ SHIFT))&PIT MCR FRZ MASK)
#define PIT MCR MDIS MASK
                                                   0x2u
#define PIT MCR MDIS SHIFT
#define PIT MCR MDIS WIDTH
                                                   1
#define PIT MCR MDIS(x)
(((uint32 t)(((uint32 t)(x)) \le PIT MCR MDIS SHIFT)) \& PIT MCR MDIS MASK)
/* LTMR64H Bit Fields */
#define PIT LTMR64H LTH MASK
                                                   0xFFFFFFFFu
                                                   0
#define PIT LTMR64H LTH SHIFT
#define PIT LTMR64H LTH WIDTH
                                                   32
#define PIT LTMR64H LTH(x)
(((uint32_t)(((uint32_t)(x)) << PIT LTMR64H LTH SHIFT)) & PIT LTMR64H LTH MAS
K)
/* LTMR64L Bit Fields */
#define PIT LTMR64L LTL MASK
                                                   0xFFFFFFFFu
#define PIT LTMR64L LTL SHIFT
                                                   32
#define PIT LTMR64L LTL WIDTH
#define PIT LTMR64L LTL(x)
(((uint32 t)(((uint32 t)(x))<<PIT LTMR64L LTL SHIFT))&PIT LTMR64L LTL MAS
K)
/* LDVAL Bit Fields */
#define PIT LDVAL TSV MASK
                                                   0xFFFFFFFFu
#define PIT LDVAL TSV SHIFT
                                                   \cap
#define PIT LDVAL TSV WIDTH
                                                   32
#define PIT LDVAL TSV(x)
(((uint32 t)(((uint32 t)(x)) << PIT LDVAL TSV SHIFT))&PIT LDVAL TSV MASK)
/* CVAL Bit Fields */
#define PIT CVAL TVL MASK
                                                   0xFFFFFFFFu
#define PIT CVAL TVL SHIFT
                                                   0
#define PIT CVAL TVL WIDTH
                                                   32
#define PIT CVAL TVL(x)
(((uint32 t)(((uint32 t)(x))<<PIT CVAL TVL SHIFT))&PIT CVAL TVL MASK)
/* TCTRL Bit Fields */
#define PIT TCTRL TEN MASK
                                                   0x1u
#define PIT TCTRL TEN SHIFT
                                                   0
#define PIT TCTRL TEN WIDTH
                                                   1
#define PIT TCTRL TEN(x)
(((uint32 t)(((uint32 t)(x)) << PIT TCTRL TEN SHIFT))&PIT TCTRL TEN MASK)
#define PIT TCTRL TIE MASK
                                                   0x2u
#define PIT_TCTRL_TIE_SHIFT
                                                   1
#define PIT_TCTRL_TIE_WIDTH
                                                   1
#define PIT TCTRL TIE(x)
(((uint32 t)(((uint32 t)(x)) << PIT TCTRL TIE SHIFT))&PIT TCTRL TIE MASK)
#define PIT TCTRL CHN MASK
                                                   0x4u
#define PIT TCTRL CHN SHIFT
                                                   2
#define PIT TCTRL CHN WIDTH
#define PIT TCTRL CHN(x)
(((uint32 t)(((uint32 t)(x))<<PIT TCTRL CHN SHIFT))&PIT TCTRL CHN MASK)
/* TFLG Bit Fields */
#define PIT TFLG TIF MASK
                                                   0×111
#define PIT TFLG TIF SHIFT
                                                   \cap
                                                   1
#define PIT TFLG TIF WIDTH
#define PIT TFLG TIF(x)
(((uint32 t)(((uint32 t)(x))<<PIT TFLG TIF SHIFT))&PIT TFLG TIF MASK)
```

```
/*!
* @}
 */ /* end of group PIT Register Masks */
/* PIT - Peripheral instance base addresses */
/** Peripheral PIT base address */
#define PIT BASE
                                              (0x40037000u)
/** Peripheral PIT base pointer */
#define PIT
                                               ((PIT_Type *)PIT_BASE)
#define PIT BASE PTR
                                               (PIT)
/** Array initializer of PIT peripheral base addresses */
#define PIT BASE ADDRS
                                              { PIT BASE }
/** Array initializer of PIT peripheral base pointers ^{+}/
#define PIT BASE PTRS
                                              { PIT }
/* -----
  -- PIT - Register accessor macros
  ______
---- */
/*!
* @addtogroup PIT Register Accessor Macros PIT - Register accessor
macros
* @ {
 */
/* PIT - Register instance definitions */
/* PIT */
#define PIT MCR
                                              PIT MCR REG(PIT)
#define PIT LTMR64H
                                              PIT LTMR64H REG(PIT)
#define PIT LTMR64L
                                              PIT LTMR64L REG(PIT)
#define PIT LDVAL0
                                              PIT LDVAL REG(PIT, 0)
#define PIT CVALO
                                              PIT CVAL REG(PIT, 0)
#define PIT_TCTRL0
                                              PIT TCTRL REG(PIT, 0)
#define PIT_TFLG0
                                              PIT_TFLG_REG(PIT,0)
                                              PIT LDVAL REG(PIT, 1)
#define PIT LDVAL1
#define PIT CVAL1
                                              PIT CVAL REG(PIT, 1)
#define PIT TCTRL1
                                              PIT TCTRL REG(PIT, 1)
#define PIT TFLG1
                                              PIT TFLG REG(PIT, 1)
/* PIT - Register array accessors */
#define PIT LDVAL(index)
                                              PIT LDVAL REG(PIT, index)
#define PIT_CVAL(index)
                                              PIT CVAL REG(PIT, index)
#define PIT_TCTRL(index)
                                              PIT TCTRL REG(PIT, index)
                                              PIT TFLG REG(PIT, index)
#define PIT TFLG(index)
/ * !
 * @ }
 */ /* end of group PIT Register Accessor Macros */
/*!
 * @ }
*/ /* end of group PIT Peripheral Access Layer */
```

```
-- PMC Peripheral Access Layer
---- */
/*!
 * @addtogroup PMC Peripheral Access Layer PMC Peripheral Access Layer
* /
/** PMC - Register Layout Typedef */
typedef struct {
                                             /**< Low Voltage
 IO uint8 t LVDSC1;
Detect Status And Control 1 register, offset: 0x0 */
                                             /**< Low Voltage
  IO uint8 t LVDSC2;
Detect Status And Control 2 register, offset: 0x1 */
                                             /**< Regulator Status
 IO uint8 t REGSC;
And Control register, offset: 0x2 */
} PMC Type, *PMC MemMapPtr;
/* -----
  -- PMC - Register accessor macros
---- */
/*!
* @addtogroup PMC Register Accessor Macros PMC - Register accessor
macros
* @ {
*/
/* PMC - Register accessors */
#define PMC_LVDSC1_REG(base)
                                           ((base)->LVDSC1)
#define PMC_LVDSC2_REG(base)
                                            ((base)->LVDSC2)
#define PMC_REGSC_REG(base)
                                            ((base)->REGSC)
/*!
* @ }
*/ /* end of group PMC Register Accessor Macros */
  -- PMC Register Masks
  ______
---- */
* @addtogroup PMC Register Masks PMC Register Masks
 * @ {
* /
/* LVDSC1 Bit Fields */
#define PMC LVDSC1 LVDV MASK
                                           0x3u
#define PMC LVDSC1 LVDV SHIFT
                                           0
#define PMC LVDSC1 LVDV WIDTH
                                            2
```

```
#define PMC LVDSC1 LVDV(x)
(((uint8 t) (((uint8_t)(x)) << PMC_LVDSC1_LVDV_SHIFT)) & PMC_LVDSC1_LVDV_MASK)</pre>
#define PMC_LVDSC1_LVDRE_MASK
                                                   0x10u
#define PMC_LVDSC1_LVDRE_SHIFT
                                                   4
#define PMC LVDSC1 LVDRE WIDTH
                                                   1
#define PMC LVDSC1 LVDRE(x)
(((uint8 t)(((uint8 t)(x)) << PMC LVDSC1 LVDRE SHIFT)) & PMC LVDSC1 LVDRE MAS
#define PMC LVDSC1 LVDIE MASK
                                                   0x20u
#define PMC LVDSC1 LVDIE SHIFT
                                                   5
#define PMC LVDSC1 LVDIE WIDTH
                                                   1
#define PMC LVDSC1 LVDIE(x)
(((uint8 t)(((uint8 t)(x)) << PMC LVDSC1 LVDIE SHIFT)) & PMC LVDSC1 LVDIE MAS
K)
#define PMC LVDSC1 LVDACK MASK
                                                   0x40u
#define PMC LVDSC1 LVDACK SHIFT
                                                   6
#define PMC LVDSC1 LVDACK WIDTH
#define PMC LVDSC1 LVDACK(x)
(((uint8 t) (((uint8 t) (x)) << PMC LVDSC1 LVDACK SHIFT)) & PMC LVDSC1 LVDACK M
#define PMC LVDSC1 LVDF MASK
                                                   0x80u
#define PMC LVDSC1 LVDF SHIFT
#define PMC LVDSC1 LVDF WIDTH
                                                   1
#define PMC LVDSC1 LVDF(x)
(((uint8 t)(((uint8 t)(x)) << PMC LVDSC1 LVDF SHIFT)) & PMC LVDSC1 LVDF MASK)
/* LVDSC2 Bit Fields */
#define PMC LVDSC2 LVWV MASK
                                                   0x3u
#define PMC LVDSC2 LVWV SHIFT
                                                   0
#define PMC LVDSC2 LVWV WIDTH
                                                   2
#define PMC LVDSC2 LVWV(x)
(((uint8 t) (((uint8 t) (x)) << PMC LVDSC2 LVWV SHIFT)) & PMC LVDSC2 LVWV MASK)
#define PMC LVDSC2 LVWIE MASK
                                                   0x20u
#define PMC LVDSC2 LVWIE SHIFT
                                                   5
#define PMC LVDSC2 LVWIE WIDTH
#define PMC LVDSC2 LVWIE(x)
(((uint8 t)(((uint8 t)(x)) << PMC LVDSC2 LVWIE SHIFT)) & PMC LVDSC2 LVWIE MAS
#define PMC_LVDSC2_LVWACK_MASK
                                                   0x40u
#define PMC_LVDSC2_LVWACK_SHIFT
                                                   6
#define PMC LVDSC2 LVWACK WIDTH
                                                   1
#define PMC LVDSC2 LVWACK(x)
(((uint8 t)(((uint8 t)(x)) << PMC LVDSC2 LVWACK SHIFT)) & PMC LVDSC2 LVWACK M
ASK)
#define PMC LVDSC2 LVWF MASK
                                                   0x80u
#define PMC_LVDSC2_LVWF_SHIFT
                                                   7
#define PMC_LVDSC2_LVWF_WIDTH
                                                   1
#define PMC LVDSC2 LVWF(x)
(((uint8 t)(((uint8 t)(x)) << PMC LVDSC2 LVWF SHIFT)) & PMC LVDSC2 LVWF MASK)
/* REGSC Bit Fields */
#define PMC REGSC BGBE MASK
                                                   0x1u
#define PMC_REGSC_BGBE_SHIFT
                                                   0
#define PMC REGSC BGBE WIDTH
                                                   1
#define PMC REGSC BGBE(x)
(((uint8 t)(((uint8 t)(x)) << PMC REGSC BGBE SHIFT))&PMC REGSC BGBE MASK)
#define PMC REGSC REGONS MASK
                                                   0 \times 4 u
#define PMC_REGSC_REGONS_SHIFT
#define PMC_REGSC REGONS WIDTH
                                                   1
#define PMC REGSC REGONS(x)
(((uint8 t)(((uint8 t)(x)) << PMC REGSC REGONS SHIFT))&PMC REGSC REGONS MAS
K)
```

```
#define PMC REGSC ACKISO MASK
                                            0x8u
#define PMC_REGSC_ACKISO_WIDTH
#define PMC_REGSC_ACKISO(x)
                                            1
(((uint8 t)(((uint8 t)(x)) << PMC REGSC ACKISO SHIFT))&PMC REGSC ACKISO MAS
#define PMC REGSC BGEN MASK
                                            0x10u
#define PMC REGSC BGEN SHIFT
#define PMC REGSC BGEN WIDTH
                                            1
#define PMC REGSC BGEN(x)
(((uint8 t) (((uint8 t) (x)) << PMC REGSC BGEN SHIFT)) & PMC REGSC BGEN MASK)
/*!
* @}
*/ /* end of group PMC Register Masks */
/* PMC - Peripheral instance base addresses */
/** Peripheral PMC base address */
                                            (0x4007D000u)
#define PMC BASE
/** Peripheral PMC base pointer */
#define PMC
                                            ((PMC Type *)PMC BASE)
#define PMC BASE PTR
                                            (PMC)
/** Array initializer of PMC peripheral base addresses */
#define PMC BASE ADDRS
/** Array initializer of PMC peripheral base pointers */
#define PMC BASE PTRS
                                            { PMC }
/* -----
  -- PMC - Register accessor macros
  ______
---- */
/*!
* @addtogroup PMC Register Accessor Macros PMC - Register accessor
macros
* @ {
* /
/* PMC - Register instance definitions */
/* PMC */
#define PMC LVDSC1
                                            PMC LVDSC1 REG(PMC)
#define PMC_LVDSC2
                                            PMC_LVDSC2_REG(PMC)
#define PMC REGSC
                                            PMC REGSC REG(PMC)
/*!
* @ }
*/ /* end of group PMC Register Accessor Macros */
/*!
* @ }
*/ /* end of group PMC Peripheral Access Layer */
/* -----
  -- PORT Peripheral Access Layer
```

```
---- */
/*!
* @addtogroup PORT Peripheral Access Layer PORT Peripheral Access Layer
* @ {
*/
/** PORT - Register Layout Typedef */
typedef struct {
  IO uint32 t PCR[32];
                                               /**< Pin Control
Register n, array offset: 0x0, array step: 0x4 */
                                               /**< Global Pin
 O uint32 t GPCLR;
Control Low Register, offset: 0x80 */
                                               /**< Global Pin
 O uint32 t GPCHR;
Control High Register, offset: 0x84 */
     uint8 t RESERVED 0[24];
  IO uint3\overline{2} t ISFR;
                                               /**< Interrupt Status
Flag Register, offset: 0xA0 */
} PORT Type, *PORT MemMapPtr;
/* -----
  -- PORT - Register accessor macros
---- */
/*!
* @addtogroup PORT Register Accessor Macros PORT - Register accessor
macros
* @ {
*/
/* PORT - Register accessors */
#define PORT PCR REG(base,index)
                                             ((base) -> PCR[index])
#define PORT_PCR_COUNT
                                             32
#define PORT_GPCLR_REG(base)
                                             ((base)->GPCLR)
#define PORT_GPCHR_REG(base)
                                             ((base)->GPCHR)
#define PORT ISFR REG(base)
                                             ((base)->ISFR)
/*!
* @ }
 */ /* end of group PORT Register Accessor Macros */
  -- PORT Register Masks
  ______
---- */
* @addtogroup PORT Register Masks PORT Register Masks
 * @ {
* /
/* PCR Bit Fields */
#define PORT PCR PS MASK
                                             0x1u
#define PORT PCR PS SHIFT
                                             \cap
```

```
#define PORT PCR PS WIDTH
                                                   1
#define PORT PCR PS(x)
(((uint32 t)(((uint32 t)(x))<<PORT PCR PS SHIFT))&PORT PCR PS MASK)
#define PORT PCR PE MASK
                                                   0x2u
#define PORT PCR PE SHIFT
                                                   1
#define PORT PCR PE WIDTH
                                                   1
#define PORT PCR PE(x)
(((uint32 t)(((uint32 t)(x))<<PORT PCR PE SHIFT))&PORT PCR PE MASK)
#define PORT PCR SRE MASK
                                                   0 \times 4 u
#define PORT PCR SRE SHIFT
                                                   2
#define PORT PCR SRE WIDTH
                                                   1
#define PORT PCR SRE(x)
(((uint32 t)(((uint32 t)(x))<<PORT PCR SRE SHIFT))&PORT PCR SRE MASK)
#define PORT PCR PFE MASK
                                                   0x10u
#define PORT PCR PFE SHIFT
                                                   4
#define PORT PCR PFE WIDTH
                                                   1
#define PORT PCR PFE(x)
(((uint32 t) (((uint32 t)(x)) << PORT PCR PFE SHIFT)) & PORT PCR PFE MASK)
#define PORT PCR DSE MASK
                                                   0x40u
#define PORT PCR DSE SHIFT
                                                   6
#define PORT PCR DSE WIDTH
#define PORT PCR DSE(x)
(((uint32 t)(((uint32 t)(x))<<PORT PCR DSE SHIFT))&PORT PCR DSE MASK)
#define PORT PCR MUX MASK
                                                   0x700u
#define PORT PCR MUX SHIFT
                                                   8
#define PORT_PCR_MUX_WIDTH
                                                   3
#define PORT PCR MUX(x)
(((uint32 t)(((uint32 t)(x))<<PORT PCR MUX SHIFT))&PORT PCR MUX MASK)
#define PORT PCR IRQC MASK
                                                   0xF0000u
#define PORT PCR IRQC SHIFT
                                                   16
                                                   4
#define PORT PCR IRQC WIDTH
#define PORT PCR IRQC(x)
(((uint32 t)(((uint32 t)(x)) << PORT PCR IRQC SHIFT))&PORT PCR IRQC MASK)
#define PORT PCR ISF MASK
                                                   0x1000000u
#define PORT PCR ISF SHIFT
                                                   24
#define PORT PCR ISF WIDTH
                                                   1
#define PORT PCR ISF(x)
(((uint32_t)(((uint32_t)(x))<<PORT_PCR_ISF_SHIFT))&PORT_PCR_ISF_MASK)
/* GPCLR Bit Fields */
#define PORT GPCLR GPWD MASK
                                                   0xFFFFu
#define PORT GPCLR GPWD SHIFT
                                                   0
#define PORT GPCLR GPWD WIDTH
                                                   16
#define PORT GPCLR GPWD(x)
(((uint32 t)(((uint32 t)(x)) << PORT GPCLR GPWD SHIFT))&PORT GPCLR GPWD MAS
#define PORT_GPCLR_GPWE_MASK
                                                   0xFFFF0000u
#define PORT GPCLR GPWE SHIFT
                                                   16
#define PORT GPCLR GPWE WIDTH
                                                   16
#define PORT GPCLR GPWE(x)
(((uint32 t)(((uint32 t)(x)) << PORT GPCLR GPWE SHIFT))&PORT GPCLR GPWE MAS
K)
/* GPCHR Bit Fields */
#define PORT GPCHR GPWD MASK
                                                   0xFFFFu
#define PORT_GPCHR_GPWD_SHIFT
#define PORT GPCHR GPWD WIDTH
                                                   16
#define PORT GPCHR GPWD(x)
(((uint32 t)(((uint32 t)(x)) << PORT GPCHR GPWD SHIFT))&PORT GPCHR GPWD MAS
#define PORT GPCHR GPWE MASK
                                                   0xFFFF0000u
#define PORT GPCHR GPWE SHIFT
                                                   16
```

```
#define PORT GPCHR GPWE WIDTH
                                                16
#define PORT GPCHR GPWE(x)
(((uint32 t)(((uint32 t)(x))<<PORT GPCHR GPWE SHIFT))&PORT GPCHR GPWE MAS
K)
/* ISFR Bit Fields */
#define PORT ISFR ISF MASK
                                                0xFFFFFFFFu
#define PORT ISFR ISF SHIFT
#define PORT ISFR ISF WIDTH
                                                32
#define PORT_ISFR_ISF(x)
(((uint32 t) (((uint32 t)(x)) << PORT ISFR ISF SHIFT)) & PORT ISFR ISF MASK)
/*!
* @ }
 */ /* end of group PORT Register Masks */
/* PORT - Peripheral instance base addresses */
/** Peripheral PORTA base address */
#define PORTA BASE
                                                 (0x40049000u)
/** Peripheral PORTA base pointer */
#define PORTA
                                                 ((PORT Type
*) PORTA BASE)
#define PORTA BASE PTR
                                                 (PORTA)
/** Peripheral PORTB base address */
#define PORTB BASE
                                                (0x4004A000u)
/** Peripheral PORTB base pointer */
#define PORTB
                                                 ((PORT Type
*) PORTB BASE)
#define PORTB BASE PTR
                                                 (PORTB)
/** Peripheral PORTC base address */
#define PORTC BASE
                                                 (0x4004B000u)
/** Peripheral PORTC base pointer */
#define PORTC
                                                 ((PORT Type
*) PORTC BASE)
#define PORTC BASE PTR
                                                 (PORTC)
/** Peripheral PORTD base address */
#define PORTD BASE
                                                 (0x4004C000u)
/** Peripheral PORTD base pointer */
#define PORTD
                                                 ((PORT Type
*) PORTD BASE)
#define PORTD BASE PTR
                                                 (PORTD)
/** Peripheral PORTE base address */
#define PORTE BASE
                                                 (0x4004D000u)
/** Peripheral PORTE base pointer */
#define PORTE
                                                 ((PORT Type
*) PORTE BASE)
#define PORTE BASE PTR
                                                 (PORTE)
/** Array initializer of PORT peripheral base addresses */
#define PORT BASE ADDRS
PORTB BASE, PORTC BASE, PORTD BASE, PORTE BASE }
/** Array initializer of PORT peripheral base pointers */
#define PORT BASE PTRS
                                                { PORTA, PORTB, PORTC,
PORTD, PORTE }
/* -----
  -- PORT - Register accessor macros
---- */
```

```
* @addtogroup PORT Register Accessor Macros PORT - Register accessor
macros
 * @ {
 */
/* PORT - Register instance definitions */
/* PORTA */
#define PORTA PCR0
                                                    PORT PCR REG(PORTA, 0)
#define PORTA PCR1
                                                    PORT PCR REG(PORTA, 1)
                                                    PORT PCR REG(PORTA, 2)
#define PORTA PCR2
#define PORTA PCR3
                                                    PORT PCR REG(PORTA, 3)
                                                    PORT PCR REG(PORTA, 4)
#define PORTA PCR4
#define PORTA PCR5
                                                    PORT PCR REG(PORTA, 5)
#define PORTA PCR6
                                                    PORT PCR REG(PORTA, 6)
#define PORTA PCR7
                                                    PORT PCR REG(PORTA, 7)
#define PORTA PCR8
                                                    PORT PCR REG(PORTA, 8)
#define PORTA PCR9
                                                    PORT PCR REG(PORTA, 9)
                                                    PORT PCR REG(PORTA, 10)
#define PORTA PCR10
                                                    PORT_PCR_REG(PORTA, 11)
#define PORTA PCR11
#define PORTA PCR12
                                                    PORT PCR REG(PORTA, 12)
#define PORTA_PCR13
                                                    PORT PCR REG(PORTA, 13)
                                                    PORT PCR REG(PORTA, 14)
#define PORTA PCR14
#define PORTA PCR15
                                                    PORT PCR REG(PORTA, 15)
#define PORTA PCR16
                                                    PORT PCR REG(PORTA, 16)
#define PORTA PCR17
                                                    PORT PCR REG(PORTA, 17)
#define PORTA PCR18
                                                    PORT PCR REG(PORTA, 18)
                                                    PORT PCR REG(PORTA, 19)
#define PORTA PCR19
#define PORTA PCR20
                                                    PORT PCR REG(PORTA, 20)
#define PORTA PCR21
                                                    PORT PCR REG(PORTA, 21)
#define PORTA PCR22
                                                    PORT PCR REG(PORTA, 22)
#define PORTA PCR23
                                                    PORT PCR REG(PORTA, 23)
#define PORTA PCR24
                                                    PORT PCR REG (PORTA, 24)
#define PORTA PCR25
                                                    PORT PCR REG(PORTA, 25)
#define PORTA PCR26
                                                    PORT PCR REG(PORTA, 26)
                                                    PORT PCR REG(PORTA, 27)
#define PORTA PCR27
                                                    PORT_PCR REG(PORTA, 28)
#define PORTA PCR28
#define PORTA PCR29
                                                    PORT PCR REG(PORTA, 29)
#define PORTA PCR30
                                                    PORT PCR REG(PORTA, 30)
#define PORTA PCR31
                                                    PORT PCR REG(PORTA, 31)
#define PORTA GPCLR
                                                    PORT GPCLR REG(PORTA)
#define PORTA GPCHR
                                                    PORT GPCHR REG (PORTA)
                                                    PORT ISFR REG(PORTA)
#define PORTA ISFR
/* PORTB */
#define PORTB_PCR0
                                                    PORT PCR REG(PORTB, 0)
#define PORTB PCR1
                                                    PORT PCR REG(PORTB, 1)
#define PORTB PCR2
                                                    PORT PCR REG(PORTB, 2)
#define PORTB PCR3
                                                    PORT PCR REG(PORTB, 3)
#define PORTB PCR4
                                                    PORT PCR REG(PORTB, 4)
#define PORTB PCR5
                                                    PORT PCR REG(PORTB, 5)
#define PORTB PCR6
                                                    PORT PCR REG(PORTB, 6)
                                                    PORT PCR REG(PORTB, 7)
#define PORTB PCR7
                                                    PORT_PCR_REG(PORTB,8)
#define PORTB PCR8
#define PORTB PCR9
                                                    PORT PCR REG(PORTB, 9)
#define PORTB PCR10
                                                    PORT PCR REG(PORTB, 10)
#define PORTB PCR11
                                                    PORT PCR REG(PORTB, 11)
#define PORTB PCR12
                                                    PORT PCR REG(PORTB, 12)
#define PORTB PCR13
                                                    PORT PCR REG(PORTB, 13)
                                                    PORT PCR REG(PORTB, 14)
#define PORTB PCR14
```

```
#define PORTB PCR15
                                                    PORT PCR REG(PORTB, 15)
                                                    PORT PCR REG(PORTB, 16)
#define PORTB PCR16
#define PORTB PCR17
                                                    PORT PCR REG(PORTB, 17)
                                                    PORT PCR REG(PORTB, 18)
#define PORTB PCR18
#define PORTB PCR19
                                                    PORT PCR REG(PORTB, 19)
#define PORTB PCR20
                                                    PORT PCR REG(PORTB, 20)
#define PORTB PCR21
                                                    PORT PCR REG(PORTB, 21)
#define PORTB PCR22
                                                    PORT PCR REG(PORTB, 22)
#define PORTB PCR23
                                                    PORT PCR REG(PORTB, 23)
#define PORTB PCR24
                                                    PORT PCR REG(PORTB, 24)
                                                    PORT PCR REG (PORTB, 25)
#define PORTB PCR25
                                                    PORT PCR REG(PORTB, 26)
#define PORTB PCR26
#define PORTB PCR27
                                                    PORT PCR REG(PORTB, 27)
#define PORTB PCR28
                                                    PORT PCR REG(PORTB, 28)
#define PORTB PCR29
                                                    PORT PCR REG(PORTB, 29)
#define PORTB PCR30
                                                    PORT PCR REG (PORTB, 30)
#define PORTB PCR31
                                                    PORT PCR REG(PORTB, 31)
#define PORTB GPCLR
                                                    PORT GPCLR REG(PORTB)
#define PORTB GPCHR
                                                    PORT GPCHR REG (PORTB)
#define PORTB ISFR
                                                    PORT ISFR REG(PORTB)
/* PORTC */
#define PORTC PCR0
                                                    PORT PCR REG(PORTC, 0)
#define PORTC PCR1
                                                    PORT PCR REG(PORTC, 1)
                                                    PORT PCR REG(PORTC, 2)
#define PORTC PCR2
#define PORTC PCR3
                                                    PORT PCR REG(PORTC, 3)
#define PORTC PCR4
                                                    PORT PCR REG(PORTC, 4)
#define PORTC PCR5
                                                    PORT PCR REG(PORTC, 5)
#define PORTC PCR6
                                                   PORT PCR REG(PORTC, 6)
#define PORTC_PCR7
                                                    PORT PCR REG(PORTC, 7)
#define PORTC PCR8
                                                    PORT PCR REG(PORTC, 8)
#define PORTC PCR9
                                                    PORT PCR REG(PORTC, 9)
#define PORTC PCR10
                                                    PORT PCR REG(PORTC, 10)
#define PORTC PCR11
                                                    PORT PCR REG(PORTC, 11)
#define PORTC PCR12
                                                    PORT PCR REG(PORTC, 12)
#define PORTC PCR13
                                                   PORT PCR REG(PORTC, 13)
#define PORTC PCR14
                                                    PORT PCR REG(PORTC, 14)
#define PORTC PCR15
                                                    PORT PCR REG(PORTC, 15)
                                                    PORT_PCR REG(PORTC, 16)
#define PORTC_PCR16
#define PORTC PCR17
                                                    PORT PCR REG(PORTC, 17)
#define PORTC PCR18
                                                    PORT PCR REG(PORTC, 18)
#define PORTC PCR19
                                                   PORT PCR REG(PORTC, 19)
#define PORTC PCR20
                                                    PORT PCR REG(PORTC, 20)
                                                    PORT PCR REG(PORTC, 21)
#define PORTC PCR21
#define PORTC PCR22
                                                    PORT PCR REG(PORTC, 22)
              PCR23
#define PORTC
                                                    PORT PCR REG (PORTC, 23)
#define PORTC_PCR24
                                                    PORT_PCR_REG(PORTC,24)
#define PORTC PCR25
                                                    PORT PCR REG(PORTC, 25)
#define PORTC PCR26
                                                    PORT PCR REG(PORTC, 26)
#define PORTC PCR27
                                                    PORT PCR REG(PORTC, 27)
#define PORTC PCR28
                                                    PORT PCR REG(PORTC, 28)
#define PORTC PCR29
                                                    PORT PCR REG(PORTC, 29)
#define PORTC PCR30
                                                    PORT PCR REG(PORTC, 30)
#define PORTC PCR31
                                                    PORT PCR REG(PORTC, 31)
#define PORTC_GPCLR
                                                    PORT_GPCLR REG(PORTC)
#define PORTC_GPCHR
                                                    PORT GPCHR REG(PORTC)
#define PORTC ISFR
                                                    PORT ISFR REG(PORTC)
/* PORTD */
#define PORTD PCR0
                                                    PORT PCR REG(PORTD, 0)
                                                    PORT PCR REG(PORTD, 1)
#define PORTD PCR1
                                                    PORT PCR REG(PORTD, 2)
#define PORTD PCR2
```

```
#define PORTD PCR3
                                                    PORT PCR REG(PORTD, 3)
                                                    PORT PCR REG(PORTD, 4)
#define PORTD PCR4
#define PORTD PCR5
                                                    PORT PCR REG(PORTD, 5)
#define PORTD PCR6
                                                    PORT PCR REG(PORTD, 6)
#define PORTD PCR7
                                                    PORT PCR REG(PORTD, 7)
#define PORTD PCR8
                                                    PORT PCR REG(PORTD, 8)
#define PORTD PCR9
                                                    PORT PCR REG(PORTD, 9)
#define PORTD PCR10
                                                    PORT PCR REG(PORTD, 10)
#define PORTD PCR11
                                                    PORT PCR REG(PORTD, 11)
#define PORTD PCR12
                                                    PORT PCR REG(PORTD, 12)
                                                    PORT PCR REG (PORTD, 13)
#define PORTD PCR13
                                                    PORT PCR REG(PORTD, 14)
#define PORTD PCR14
#define PORTD PCR15
                                                    PORT PCR REG(PORTD, 15)
#define PORTD PCR16
                                                    PORT PCR REG(PORTD, 16)
#define PORTD PCR17
                                                    PORT PCR REG(PORTD, 17)
#define PORTD PCR18
                                                    PORT PCR REG(PORTD, 18)
#define PORTD PCR19
                                                    PORT PCR REG(PORTD, 19)
#define PORTD PCR20
                                                    PORT PCR REG(PORTD, 20)
#define PORTD PCR21
                                                    PORT PCR REG(PORTD, 21)
                                                    PORT PCR REG(PORTD, 22)
#define PORTD PCR22
                                                    PORT_PCR REG(PORTD, 23)
#define PORTD PCR23
#define PORTD PCR24
                                                    PORT PCR REG(PORTD, 24)
#define PORTD PCR25
                                                    PORT PCR REG(PORTD, 25)
#define PORTD PCR26
                                                    PORT PCR REG (PORTD, 26)
#define PORTD PCR27
                                                    PORT PCR REG(PORTD, 27)
#define PORTD PCR28
                                                    PORT PCR REG(PORTD, 28)
#define PORTD PCR29
                                                    PORT PCR REG(PORTD, 29)
#define PORTD PCR30
                                                    PORT PCR REG(PORTD, 30)
#define PORTD PCR31
                                                    PORT PCR REG(PORTD, 31)
#define PORTD GPCLR
                                                    PORT GPCLR REG(PORTD)
                                                    PORT GPCHR REG (PORTD)
#define PORTD GPCHR
#define PORTD ISFR
                                                    PORT ISFR REG(PORTD)
/* PORTE */
#define PORTE PCR0
                                                    PORT PCR REG(PORTE, 0)
#define PORTE PCR1
                                                    PORT PCR REG(PORTE, 1)
#define PORTE PCR2
                                                    PORT PCR REG(PORTE, 2)
#define PORTE PCR3
                                                    PORT PCR REG(PORTE, 3)
                                                    PORT_PCR REG(PORTE, 4)
#define PORTE PCR4
                                                    PORT PCR REG(PORTE, 5)
#define PORTE PCR5
#define PORTE PCR6
                                                    PORT PCR REG(PORTE, 6)
#define PORTE PCR7
                                                    PORT PCR REG(PORTE, 7)
#define PORTE PCR8
                                                    PORT PCR REG(PORTE, 8)
#define PORTE PCR9
                                                    PORT PCR REG(PORTE, 9)
#define PORTE PCR10
                                                    PORT PCR REG(PORTE, 10)
#define PORTE PCR11
                                                    PORT PCR REG(PORTE, 11)
                                                    PORT_PCR_REG(PORTE, 12)
#define PORTE PCR12
#define PORTE PCR13
                                                    PORT PCR REG(PORTE, 13)
#define PORTE PCR14
                                                    PORT PCR REG(PORTE, 14)
#define PORTE PCR15
                                                    PORT PCR REG(PORTE, 15)
#define PORTE PCR16
                                                    PORT PCR REG(PORTE, 16)
#define PORTE PCR17
                                                    PORT PCR REG(PORTE, 17)
#define PORTE PCR18
                                                    PORT PCR REG(PORTE, 18)
#define PORTE PCR19
                                                    PORT PCR REG (PORTE, 19)
                                                    PORT_PCR REG(PORTE, 20)
#define PORTE PCR20
#define PORTE PCR21
                                                    PORT PCR REG(PORTE, 21)
#define PORTE PCR22
                                                    PORT PCR REG(PORTE, 22)
#define PORTE PCR23
                                                    PORT PCR REG(PORTE, 23)
#define PORTE PCR24
                                                    PORT PCR REG(PORTE, 24)
#define PORTE PCR25
                                                    PORT PCR REG(PORTE, 25)
#define PORTE PCR26
                                                    PORT PCR REG(PORTE, 26)
```

```
#define PORTE PCR27
                                            PORT PCR REG(PORTE, 27)
#define PORTE PCR28
                                            PORT PCR REG(PORTE, 28)
#define PORTE PCR29
                                            PORT PCR REG(PORTE, 29)
#define PORTE_PCR30
                                            PORT PCR REG(PORTE, 30)
#define PORTE PCR31
                                            PORT PCR REG(PORTE, 31)
#define PORTE GPCLR
                                            PORT GPCLR REG(PORTE)
                                            PORT GPCHR REG (PORTE)
#define PORTE GPCHR
#define PORTE ISFR
                                            PORT ISFR REG(PORTE)
/* PORT - Register array accessors */
#define PORTA PCR(index)
PORT PCR REG(PORTA, index)
#define PORTB PCR(index)
PORT PCR REG(PORTB, index)
#define PORTC PCR(index)
PORT PCR REG(PORTC, index)
#define PORTD PCR(index)
PORT PCR REG(PORTD, index)
#define PORTE PCR(index)
PORT PCR REG(PORTE, index)
/ * !
* @}
*/ /* end of group PORT Register Accessor Macros */
/ * !
* @ }
 */ /* end of group PORT Peripheral Access Layer */
/* -----
_____
  -- RCM Peripheral Access Layer
  ______
---- */
* @addtogroup RCM Peripheral Access Layer RCM Peripheral Access Layer
* @ {
*/
/** RCM - Register Layout Typedef */
typedef struct {
  I uint8 t SRS0;
                                              /**< System Reset
Status Register 0, offset: 0x0 */
  __I uint8_t SRS1;
                                              /**< System Reset
Status Register 1, offset: 0x1 */
     uint8 t RESERVED 0[2];
  IO uint8 t RPFC;
                                             /**< Reset Pin Filter
Control register, offset: 0x4 */
  IO uint8 t RPFW;
                                              /**< Reset Pin Filter
Width register, offset: 0x5 */
} RCM Type, *RCM MemMapPtr;
/* -----
_____
  -- RCM - Register accessor macros
---- */
```

```
* @addtogroup RCM Register Accessor Macros RCM - Register accessor
macros
* @ {
*/
/* RCM - Register accessors */
#define RCM SRS0 REG(base)
                                                   ((base) ->SRS0)
#define RCM SRS1 REG(base)
                                                   ((base) ->SRS1)
#define RCM RPFC REG(base)
                                                   ((base)->RPFC)
#define RCM RPFW REG(base)
                                                   ((base)->RPFW)
/*!
* @ }
 */ /* end of group RCM Register Accessor Macros */
  -- RCM Register Masks
---- */
/*!
 * @addtogroup RCM Register Masks RCM Register Masks
*/
/* SRS0 Bit Fields */
#define RCM SRS0 WAKEUP MASK
                                                   0x1u
#define RCM SRS0 WAKEUP SHIFT
#define RCM SRS0 WAKEUP WIDTH
#define RCM SRS0 WAKEUP(x)
(((uint8 t)(((uint8 t)(x)) << RCM SRS0 WAKEUP SHIFT)) & RCM SRS0 WAKEUP MASK)
#define RCM_SRS0_LVD_MASK
                                                  0x2u
#define RCM_SRS0_LVD_SHIFT
                                                   1
#define RCM_SRS0_LVD_WIDTH
#define RCM SRS0 LVD(x)
(((uint8 t) (((uint8 t) (x)) << RCM SRS0 LVD SHIFT)) &RCM SRS0 LVD MASK)
#define RCM SRS0 LOC MASK
                                                   0x4u
#define RCM SRS0 LOC SHIFT
#define RCM SRS0 LOC WIDTH
                                                   1
#define RCM SRS0 LOC(x)
(((uint8_t)(((uint8_t)(x)) << RCM_SRSO_LOC_SHIFT)) & RCM_SRSO_LOC_MASK)
#define RCM SRS0 LOL MASK
                                                   0x8u
#define RCM SRS0 LOL SHIFT
                                                   3
#define RCM SRS0 LOL WIDTH
#define RCM SRS0 LOL(x)
(((uint8 t)(((uint8 t)(x)) << RCM SRSO LOL SHIFT))&RCM SRSO LOL MASK)
#define RCM SRS0 WDOG MASK
                                                  0x20u
#define RCM SRS0 WDOG SHIFT
                                                   5
#define RCM_SRS0_WDOG_WIDTH
#define RCM SRS0 WDOG(x)
(((uint8 t) (((uint8 t)(x)) << RCM SRS0 WDOG SHIFT)) &RCM SRS0 WDOG MASK)
#define RCM SRS0 PIN MASK
                                                  0x40u
#define RCM SRS0 PIN SHIFT
#define RCM SRS0 PIN WIDTH
                                                   1
```

```
#define RCM SRS0 PIN(x)
(((uint8 t)(((uint8 t)(x)) << RCM SRSO PIN SHIFT))&RCM SRSO PIN MASK)
#define RCM_SRS0_POR_MASK
#define RCM_SRS0_POR_SHIFT
#define RCM SRS0 POR WIDTH
                                                   1
#define RCM SRS0 POR(x)
(((uint8 t)(((uint8 t)(x)) << RCM SRS0 POR SHIFT))&RCM SRS0 POR MASK)
/* SRS1 Bit Fields */
#define RCM SRS1 LOCKUP MASK
                                                   0x2u
#define RCM SRS1 LOCKUP SHIFT
                                                   1
#define RCM SRS1 LOCKUP WIDTH
                                                   1
#define RCM SRS1 LOCKUP(x)
(((uint8 t)(((uint8 t)(x)) << RCM SRS1 LOCKUP SHIFT))&RCM SRS1 LOCKUP MASK)
#define RCM SRS1 SW MASK
                                                   0 \times 411
#define RCM SRS1 SW SHIFT
                                                   2
#define RCM SRS1 SW WIDTH
                                                   1
#define RCM SRS1 SW(x)
(((uint8 t) (((uint8 t)(x)) << RCM SRS1 SW SHIFT)) & RCM SRS1 SW MASK)
#define RCM_SRS1 MDM AP MASK
                                                   0x8u
#define RCM SRS1 MDM AP SHIFT
                                                   3
#define RCM SRS1 MDM AP WIDTH
#define RCM SRS1 MDM AP(x)
(((uint8 t)(((uint8 t)(x)) << RCM SRS1 MDM AP SHIFT)) & RCM SRS1 MDM AP MASK)
#define RCM SRS1 SACKERR MASK
                                                   0x20u
#define RCM SRS1 SACKERR SHIFT
                                                   5
#define RCM SRS1 SACKERR WIDTH
                                                   1
#define RCM SRS1 SACKERR(x)
(((uint8 t)(((uint8 t)(x)) << RCM SRS1 SACKERR SHIFT)) & RCM SRS1 SACKERR MAS
K)
/* RPFC Bit Fields */
#define RCM RPFC RSTFLTSRW MASK
                                                   0x3u
#define RCM RPFC RSTFLTSRW SHIFT
                                                   \cap
#define RCM RPFC RSTFLTSRW WIDTH
#define RCM RPFC RSTFLTSRW(x)
(((uint8 t)(((uint8 t)(x)) << RCM RPFC RSTFLTSRW SHIFT))&RCM RPFC RSTFLTSRW
MASK)
#define RCM_RPFC_RSTFLTSS_MASK
                                                   0x4u
#define RCM_RPFC_RSTFLTSS_SHIFT
                                                   2
#define RCM RPFC RSTFLTSS WIDTH
                                                   1
#define RCM RPFC RSTFLTSS(x)
(((uint8 t)(((uint8 t)(x)) < RCM RPFC RSTFLTSS SHIFT)) & RCM RPFC RSTFLTSS M
ASK)
/* RPFW Bit Fields */
#define RCM RPFW RSTFLTSEL MASK
                                                   0x1Fu
#define RCM RPFW RSTFLTSEL SHIFT
#define RCM_RPFW_RSTFLTSEL_WIDTH
                                                   5
#define RCM RPFW RSTFLTSEL(x)
(((uint8 t)(((uint8 t)(x)) << RCM RPFW RSTFLTSEL SHIFT))&RCM RPFW RSTFLTSEL
MASK)
/ * !
* @}
 */ /* end of group RCM Register Masks */
/* RCM - Peripheral instance base addresses */
/** Peripheral RCM base address */
#define RCM BASE
                                                   (0x4007F000u)
/** Peripheral RCM base pointer */
#define RCM
                                                   ((RCM Type *)RCM BASE)
```

```
#define RCM BASE PTR
                                            (RCM)
/** Array initializer of RCM peripheral base addresses */
#define RCM BASE ADDRS
                                           { RCM BASE }
/** Array \overline{\text{initializer}} of RCM peripheral base pointers \overline{\text{*}}/
#define RCM BASE PTRS
/* -----
  -- RCM - Register accessor macros
_____ */
/ * !
* @addtogroup RCM Register Accessor Macros RCM - Register accessor
macros
* @{
* /
/* RCM - Register instance definitions */
/* RCM */
#define RCM SRS0
                                            RCM SRS0 REG(RCM)
#define RCM SRS1
                                            RCM SRS1 REG(RCM)
#define RCM RPFC
                                            RCM RPFC REG(RCM)
                                            RCM RPFW REG(RCM)
#define RCM RPFW
/*!
* @ }
 */ /* end of group RCM Register Accessor Macros */
/*!
* @ }
*/ /* end of group RCM Peripheral Access Layer */
/* -----
  -- ROM Peripheral Access Layer
  ______
---- */
/*!
* @addtogroup ROM Peripheral Access Layer ROM Peripheral Access Layer
 * @ {
* /
/** ROM - Register Layout Typedef */
typedef struct {
 I uint32 t ENTRY[3];
                                             /**< Entry, array
offset: 0x0, array step: 0x4 */
  I uint32 t TABLEMARK;
                                              /**< End of Table
Marker Register, offset: 0xC */
     uint8_t RESERVED_0[4028];
   I uint32 t SYSACCESS;
                                              /**< System Access
Register, offset: 0xFCC */
                                              /**< Peripheral ID
I uint32 t PERIPHID4;
Register, offset: 0xFD0 */
                                              /**< Peripheral ID
 I uint32 t PERIPHID5;
Register, offset: 0xFD4 */
```

```
__I uint32_t PERIPHID6;
                                              /**< Peripheral ID
Register, offset: 0xFD8 */
 __I uint32_t PERIPHID7;
                                              /**< Peripheral ID
Register, offset: 0xFDC */
 I uint32 t PERIPHID0;
                                              /**< Peripheral ID
Register, offset: 0xFE0 */
 I uint32 t PERIPHID1;
                                              /**< Peripheral ID
Register, offset: 0xFE4 */
 I uint32 t PERIPHID2;
                                              /**< Peripheral ID
Register, offset: 0xFE8 */
 I uint32 t PERIPHID3;
                                              /**< Peripheral ID
Register, offset: 0xFEC */
 I uint32 t COMPID[4];
                                              /**< Component ID
Register, array offset: 0xFF0, array step: 0x4 */
} ROM Type, *ROM MemMapPtr;
  -- ROM - Register accessor macros
  ______
____ */
/*!
* @addtogroup ROM Register Accessor Macros ROM - Register accessor
macros
* @ {
 */
/* ROM - Register accessors */
#define ROM ENTRY REG(base,index)
                                            ((base) ->ENTRY[index])
#define ROM ENTRY COUNT
#define ROM TABLEMARK REG(base)
                                            ((base)->TABLEMARK)
#define ROM SYSACCESS REG(base)
                                            ((base) ->SYSACCESS)
#define ROM PERIPHID4 REG(base)
                                            ((base) ->PERIPHID4)
#define ROM PERIPHID5 REG(base)
                                            ((base)->PERIPHID5)
#define ROM_PERIPHID6_REG(base)
                                            ((base)->PERIPHID6)
#define ROM_PERIPHID7_REG(base)
                                            ((base)->PERIPHID7)
#define ROM PERIPHIDO REG(base)
                                            ((base) ->PERIPHID0)
#define ROM PERIPHID1 REG(base)
                                            ((base)->PERIPHID1)
#define ROM PERIPHID2 REG(base)
                                            ((base) ->PERIPHID2)
#define ROM PERIPHID3 REG(base)
                                            ((base) ->PERIPHID3)
#define ROM COMPID REG(base, index)
                                            ((base) ->COMPID[index])
#define ROM COMPID COUNT
/*!
* @ }
*/ /* end of group ROM_Register_Accessor_Macros */
/* -----
  -- ROM Register Masks
  ______
---- */
/ * !
* @addtogroup ROM Register Masks ROM Register Masks
 * @ {
 */
```

```
/* ENTRY Bit Fields */
#define ROM_ENTRY_ENTRY_MASK
                                                 0xFFFFFFFFu
#define ROM_ENTRY_ENTRY_SHIFT
#define ROM ENTRY ENTRY WIDTH
                                                  32
#define ROM ENTRY ENTRY(x)
(((uint32 t)(((uint32 t)(x)) << ROM ENTRY ENTRY SHIFT))&ROM ENTRY ENTRY MAS
/* TABLEMARK Bit Fields */
#define ROM TABLEMARK MARK MASK
                                                0xffffffffu
#define ROM TABLEMARK MARK SHIFT
#define ROM TABLEMARK MARK WIDTH
#define ROM TABLEMARK MARK(x)
(((uint32 t)(((uint32 t)(x))<<ROM TABLEMARK MARK SHIFT))&ROM TABLEMARK MA
RK MASK)
/* SYSACCESS Bit Fields */
#define ROM SYSACCESS SYSACCESS MASK
                                                0xffffffffu
#define ROM SYSACCESS SYSACCESS SHIFT
#define ROM SYSACCESS SYSACCESS WIDTH
                                                 32
#define ROM SYSACCESS SYSACCESS(x)
(((uint32 t)(((uint32 t)(x)) << ROM SYSACCESS SYSACCESS SHIFT)) & ROM SYSACCE
SS SYSACCESS MASK)
/* PERIPHID4 Bit Fields */
#define ROM PERIPHID4 PERIPHID MASK
                                                0xffffffffu
#define ROM PERIPHID4 PERIPHID SHIFT
#define ROM PERIPHID4 PERIPHID WIDTH
#define ROM PERIPHID4 PERIPHID(x)
(((uint32 t)(((uint32 t)(x)) << ROM PERIPHID4 PERIPHID SHIFT))&ROM PERIPHID
4 PERIPHID MASK)
/* PERIPHID5 Bit Fields */
#define ROM PERIPHID5 PERIPHID MASK
                                                0xFFFFFFFFu
#define ROM PERIPHID5 PERIPHID SHIFT
#define ROM PERIPHID5 PERIPHID WIDTH
#define ROM PERIPHID5 PERIPHID(x)
(((uint32 t)(((uint32 t)(x))<<ROM PERIPHID5 PERIPHID SHIFT))&ROM PERIPHID
5 PERIPHID MASK)
/* PERIPHID6 Bit Fields */
#define ROM_PERIPHID6_PERIPHID_MASK
                                                0xffffffffu
#define ROM_PERIPHID6_PERIPHID_SHIFT
#define ROM PERIPHID6 PERIPHID WIDTH
                                                 32
#define ROM PERIPHID6 PERIPHID(x)
(((uint32 t)(((uint32 t)(x)) << ROM PERIPHID6 PERIPHID SHIFT))&ROM PERIPHID
6 PERIPHID MASK)
^{-} PERIPHID7 Bit Fields */
#define ROM_PERIPHID7_PERIPHID_MASK
                                                0xffffffffu
#define ROM_PERIPHID7_PERIPHID_SHIFT
#define ROM_PERIPHID7_PERIPHID_WIDTH
#define ROM PERIPHID7 PERIPHID(x)
(((uint32 t)(((uint32 t)(x))<<ROM PERIPHID7 PERIPHID SHIFT))&ROM PERIPHID
7 PERIPHID MASK)
/* PERIPHIDO Bit Fields */
#define ROM PERIPHID0_PERIPHID_MASK
                                                0xFFFFFFFFu
#define ROM PERIPHIDO PERIPHID SHIFT
#define ROM_PERIPHID0_PERIPHID_WIDTH
                                                  32
#define ROM PERIPHID0 PERIPHID(x)
(((uint32_t)(((uint32_t)(x))<<ROM_PERIPHID0_PERIPHID SHIFT))&ROM PERIPHID
0 PERIPHID MASK)
/* PERIPHID1 Bit Fields */
#define ROM_PERIPHID1_PERIPHID_MASK
#define ROM_PERIPHID1_PERIPHID_SHIFT
                                                0xffffffffu
```

```
#define ROM PERIPHID1 PERIPHID WIDTH
                                                 32
#define ROM PERIPHID1 PERIPHID(x)
(((uint32_t)(((uint32_t)(x))<<ROM_PERIPHID1_PERIPHID_SHIFT))&ROM_PERIPHID
1 PERIPHID MASK)
/* PERIPHID2 Bit Fields */
#define ROM PERIPHID2 PERIPHID MASK
                                                0xFFFFFFFFu
#define ROM PERIPHID2 PERIPHID SHIFT
#define ROM PERIPHID2 PERIPHID WIDTH
                                                 32
#define ROM PERIPHID2 PERIPHID(x)
(((uint32 t)(((uint32 t)(x)) << ROM PERIPHID2 PERIPHID SHIFT)) & ROM PERIPHID
2 PERIPHID MASK)
/* PERIPHID3 Bit Fields */
#define ROM PERIPHID3 PERIPHID MASK
                                                 0xFFFFFFFFu
#define ROM PERIPHID3 PERIPHID SHIFT
                                                 Ω
#define ROM PERIPHID3 PERIPHID WIDTH
                                                 32
#define ROM PERIPHID3 PERIPHID(x)
(((uint32 t)(((uint32_t)(x)) << ROM_PERIPHID3_PERIPHID_SHIFT))&ROM_PERIPHID
3 PERIPHID MASK)
/* COMPID Bit Fields */
#define ROM COMPID COMPID MASK
                                                 0xFFFFFFFFu
#define ROM COMPID COMPID SHIFT
#define ROM COMPID COMPID WIDTH
                                                 32
#define ROM COMPID COMPID(x)
(((uint32 t)(((uint32 t)(x)) << ROM COMPID COMPID SHIFT))&ROM COMPID COMPID
MASK)
/ * !
* @ }
 */ /* end of group ROM Register Masks */
/* ROM - Peripheral instance base addresses */
/** Peripheral ROM base address */
                                                 (0xF0002000u)
#define ROM BASE
/** Peripheral ROM base pointer */
#define ROM
                                                 ((ROM Type *)ROM BASE)
#define ROM BASE PTR
                                                  (ROM)
/** Array initializer of ROM peripheral base addresses */
#define ROM BASE ADDRS
                                                { ROM BASE }
/** Array \overline{\text{initializer}} of ROM peripheral base pointers \overline{\text{*}}/
#define ROM BASE PTRS
/* ______
   -- ROM - Register accessor macros
---- */
/*!
* @addtogroup ROM Register Accessor Macros ROM - Register accessor
macros
* @ {
 */
/* ROM - Register instance definitions */
/* ROM */
#define ROM ENTRY0
                                                 ROM ENTRY REG(ROM, 0)
#define ROM ENTRY1
                                                 ROM ENTRY REG(ROM, 1)
                                                 ROM ENTRY REG(ROM, 2)
#define ROM ENTRY2
```

```
#define ROM TABLEMARK
                                                ROM TABLEMARK REG(ROM)
#define ROM SYSACCESS
                                                ROM_SYSACCESS_REG(ROM)
#define ROM PERIPHID4
                                                ROM_PERIPHID4_REG(ROM)
#define ROM_PERIPHID5
                                                ROM_PERIPHID5_REG(ROM)
#define ROM PERIPHID6
                                                ROM PERIPHID6 REG(ROM)
#define ROM PERIPHID7
                                                ROM PERIPHID7 REG(ROM)
#define ROM PERIPHID0
                                                ROM PERIPHIDO REG(ROM)
#define ROM PERIPHID1
                                                ROM PERIPHID1 REG(ROM)
#define ROM PERIPHID2
                                                ROM PERIPHID2 REG(ROM)
                                                ROM_PERIPHID3 REG(ROM)
#define ROM PERIPHID3
#define ROM COMPIDO
                                                ROM COMPID_REG(ROM, 0)
#define ROM COMPID1
                                                ROM COMPID REG(ROM, 1)
#define ROM COMPID2
                                                ROM COMPID REG(ROM, 2)
#define ROM COMPID3
                                                ROM COMPID REG(ROM, 3)
/* ROM - Register array accessors */
#define ROM ENTRY(index)
                                                ROM ENTRY REG(ROM, index)
#define ROM COMPID(index)
ROM COMPID REG(ROM, index)
/*!
* @}
*/ /* end of group ROM Register_Accessor_Macros */
/*!
* @}
 ^{\star}/ /* end of group ROM Peripheral Access Layer ^{\star}/
/* -----
  -- RTC Peripheral Access Layer
---- */
/*!
 * @addtogroup RTC Peripheral Access Layer RTC Peripheral Access Layer
* @ {
*/
/** RTC - Register Layout Typedef */
typedef struct {
 IO uint32 t TSR;
                                                  /**< RTC Time Seconds
Register, offset: 0x0 */
  __IO uint32_t TPR;
                                                  /**< RTC Time
Prescaler Register, offset: 0x4 */
                                                  /**< RTC Time Alarm
  IO uint32 t TAR;
Register, offset: 0x8 */
  IO uint32 t TCR;
                                                  /**< RTC Time
Compensation Register, offset: 0xC */
 IO uint32 t CR;
                                                  /**< RTC Control
Register, offset: 0x10 */
  __IO uint32_t SR;
                                                  /**< RTC Status
Register, offset: 0x14 */
 IO uint32_t LR;
                                                  /**< RTC Lock
Register, offset: 0x18 */
IO uint32 t IER;
                                                  /**< RTC Interrupt
Enable Register, offset: 0x1C */
} RTC Type, *RTC MemMapPtr;
```

```
-- RTC - Register accessor macros
---- */
* @addtogroup RTC Register Accessor Macros RTC - Register accessor
macros
* @{
 */
/* RTC - Register accessors */
#define RTC TSR REG(base)
                                                ((base)->TSR)
#define RTC TPR REG(base)
                                                ((base) ->TPR)
#define RTC TAR REG(base)
                                                ((base)->TAR)
#define RTC TCR REG(base)
                                                ((base)->TCR)
#define RTC_CR_REG(base)
                                                ((base) ->CR)
#define RTC_SR_REG(base)
                                                ((base) ->SR)
#define RTC LR REG(base)
                                                ((base)->LR)
#define RTC IER REG(base)
                                                ((base)->IER)
/*!
* @ }
 */ /* end of group RTC Register Accessor Macros */
_____
  -- RTC Register Masks
  -----
---- */
 * @addtogroup RTC Register Masks RTC Register Masks
 * @ {
* /
/* TSR Bit Fields */
#define RTC TSR TSR MASK
                                                0xFFFFFFFFu
#define RTC TSR TSR SHIFT
#define RTC TSR TSR WIDTH
                                                32
#define RTC_TSR_TSR(x)
(((uint32_t)(((uint32_t)(x)) << TTC_TSR_TSR_SHIFT)) &RTC_TSR_TSR_MASK)
/* TPR Bit Fields */
#define RTC TPR TPR MASK
                                                0xFFFFu
#define RTC TPR TPR SHIFT
                                                \cap
#define RTC TPR TPR WIDTH
                                                16
#define RTC TPR TPR(x)
(((uint32 t)(((uint32 t)(x)) << RTC TPR TPR SHIFT)) &RTC TPR TPR MASK)
/* TAR Bit Fields */
#define RTC_TAR_TAR_MASK
                                                0xFFFFFFFFu
#define RTC_TAR_TAR_SHIFT
                                                0
#define RTC TAR TAR WIDTH
                                                32
#define RTC TAR TAR(x)
(((uint32 t)(((uint32 t)(x))<<RTC TAR TAR SHIFT))&RTC TAR TAR MASK)
/* TCR Bit Fields */
#define RTC TCR TCR MASK
                                                0xFFu
```

```
#define RTC TCR TCR SHIFT
                                                    0
#define RTC_TCR_TCR_WIDTH #define RTC_TCR_TCR(x)
                                                    8
(((uint32 t)(((uint32 t)(x))<<RTC TCR TCR SHIFT))&RTC TCR TCR MASK)
#define RTC TCR CIR MASK
                                                    0×FF0011
#define RTC TCR CIR SHIFT
                                                    8
#define RTC TCR CIR WIDTH
                                                    8
#define RTC TCR CIR(x)
(((uint32 t)(((uint32 t)(x))<<RTC TCR CIR SHIFT))&RTC TCR CIR MASK)
#define RTC TCR TCV MASK
                                                    0xFF0000u
#define RTC_TCR_TCV_SHIFT
                                                    16
#define RTC_TCR_TCV_WIDTH
                                                    8
#define RTC TCR TCV(x)
(((uint32 t)(((uint32 t)(x)) << RTC_TCR_TCV_SHIFT)) &RTC_TCR_TCV_MASK)</pre>
#define RTC TCR CIC MASK
                                                    0xFF000000u
#define RTC TCR CIC SHIFT
                                                    24
#define RTC TCR CIC WIDTH
#define RTC TCR CIC(x)
(((uint32 t)(((uint32 t)(x))<<RTC TCR CIC SHIFT))&RTC TCR CIC MASK)
/* CR Bit Fields */
#define RTC CR SWR MASK
                                                    0x1u
#define RTC_CR_SWR_SHIFT
                                                    \cap
#define RTC_CR SWR WIDTH
                                                    1
#define RTC CR SWR(x)
(((uint32 t)(((uint32 t)(x)) << RTC CR SWR SHIFT)) &RTC CR SWR MASK)
#define RTC CR WPE MASK
                                                    0 \times 211
#define RTC CR WPE SHIFT
                                                    1
#define RTC CR WPE WIDTH
                                                    1
#define RTC CR WPE(x)
(((uint32 t)(((uint32 t)(x)) << TTC CR WPE SHIFT)) & RTC CR WPE MASK)
#define RTC CR SUP MASK
                                                    0x4u
#define RTC CR SUP SHIFT
                                                    2
#define RTC CR SUP WIDTH
                                                    1
#define RTC CR SUP(x)
(((uint32 t)(((uint32 t)(x)) << RTC CR SUP SHIFT)) &RTC CR SUP MASK)
#define RTC CR UM MASK
                                                    0x8u
#define RTC_CR_UM_SHIFT
                                                    3
#define RTC_CR_UM_WIDTH
                                                    1
#define RTC_CR_UM(x)
(((uint32 t)(((uint32_t)(x)) << RTC_CR_UM_SHIFT)) &RTC_CR_UM_MASK)
#define RTC CR OSCE MASK
                                                    0x100u
#define RTC CR OSCE SHIFT
                                                    8
#define RTC CR OSCE WIDTH
                                                    1
#define RTC CR OSCE(x)
(((uint32 t)(((uint32 t)(x))<<RTC CR OSCE SHIFT))&RTC CR OSCE MASK)
#define RTC_CR_CLKO_MASK
                                                    0x200u
#define RTC_CR_CLKO_SHIFT
                                                    9
                                                    1
#define RTC CR CLKO WIDTH
#define RTC CR CLKO(x)
(((uint32 t)(((uint32 t)(x))<<RTC CR CLKO SHIFT))&RTC CR CLKO MASK)
#define RTC CR SC16P MASK
                                                    0x400u
#define RTC CR SC16P SHIFT
                                                    10
#define RTC_CR_SC16P_WIDTH
                                                    1
#define RTC_CR_SC16P(x)
(((uint32 t)(((uint32 t)(x))<<RTC CR SC16P SHIFT))&RTC CR SC16P MASK)
#define RTC CR SC8P MASK
                                                    0x800u
#define RTC CR SC8P SHIFT
                                                    11
#define RTC CR SC8P WIDTH
\#define RTC CR SC8P(x)
(((uint32 t)(((uint32 t)(x)) << RTC CR SC8P SHIFT)) &RTC CR SC8P MASK)
```

```
#define RTC CR SC4P MASK
                                                    0x1000u
#define RTC CR SC4P SHIFT
                                                    12
#define RTC_CR_SC4P_WIDTH
                                                    1
#define RTC_CR_SC4P(x)
(((uint32 t)(((uint32 t)(x))<<RTC CR SC4P SHIFT))&RTC CR SC4P MASK)
#define RTC CR SC2P MASK
                                                    0x2000u
#define RTC CR SC2P SHIFT
                                                    13
#define RTC CR SC2P WIDTH
                                                    1
#define RTC CR SC2P(x)
(((uint32 t)(((uint32 t)(x))<<RTC CR SC2P SHIFT))&RTC CR SC2P MASK)
/* SR Bit Fields */
#define RTC_SR_TIF_MASK
                                                    0x1u
#define RTC_SR_TIF_SHIFT
                                                    0
                                                    1
#define RTC SR TIF WIDTH
#define RTC SR TIF(x)
(((uint32 t)(((uint32 t)(x)) << RTC SR TIF SHIFT)) & RTC SR TIF MASK)
#define RTC SR TOF MASK
                                                    0x2u
#define RTC SR TOF SHIFT
                                                    1
#define RTC SR TOF WIDTH
                                                    1
#define RTC SR TOF(x)
(((uint32 t)(((uint32 t)(x)) << RTC SR TOF SHIFT)) & RTC SR TOF MASK)
#define RTC SR TAF MASK
                                                    0x4u
                                                    2
#define RTC SR TAF SHIFT
#define RTC SR TAF WIDTH
                                                    1
#define RTC SR TAF(x)
(((uint32 t)(((uint32 t)(x)) << TTC SR TAF SHIFT)) & RTC SR TAF MASK)
#define RTC SR TCE MASK
                                                    0x10u
#define RTC SR_TCE_SHIFT
                                                    4
#define RTC SR TCE WIDTH
                                                    1
#define RTC SR TCE(x)
(((uint32 t)(((uint32 t)(x)) << RTC SR TCE SHIFT))&RTC SR TCE MASK)
/* LR Bit Fields */
#define RTC LR TCL MASK
                                                    0x8u
#define RTC LR TCL SHIFT
                                                    3
#define RTC_LR_TCL_WIDTH
                                                    1
#define RTC LR TCL(x)
(((uint32 t)(((uint32 t)(x)) << TC LR TCL SHIFT)) & RTC LR TCL MASK)
#define RTC_LR_CRL_MASK
                                                    0x10u
#define RTC_LR_CRL_SHIFT
                                                    4
#define RTC LR CRL WIDTH
                                                    1
#define RTC LR CRL(x)
(((uint32 t)(((uint32 t)(x)) << RTC LR CRL SHIFT)) &RTC LR CRL MASK)
#define RTC LR SRL MASK
                                                    0x20u
#define RTC_LR_SRL_SHIFT
#define RTC_LR_SRL_WIDTH
                                                    5
                                                    1
#define RTC_LR_SRL(x)
(((uint32 t)(((uint32 t)(x)) << RTC LR SRL SHIFT)) & RTC LR SRL MASK)
#define RTC LR LRL MASK
                                                    0x40u
#define RTC LR LRL SHIFT
                                                    6
#define RTC LR LRL WIDTH
                                                    1
#define RTC LR LRL(x)
(((uint32 t)(((uint32 t)(x)) << RTC LR LRL SHIFT)) & RTC LR LRL MASK)
/* IER Bit Fields */
#define RTC_IER_TIIE_MASK
                                                    0x1u
#define RTC_IER_TIIE_SHIFT
                                                    0
#define RTC IER TIIE WIDTH
                                                    1
#define RTC IER TIIE(x)
(((uint32 t)(((uint32 t)(x))<<RTC IER TIIE SHIFT))&RTC IER TIIE MASK)
#define RTC IER TOIE MASK
                                                    0x2u
#define RTC IER TOIE SHIFT
                                                    1
```

```
#define RTC IER TOIE WIDTH
                                                 1
#define RTC IER TOIE(x)
(((uint32_t)(((uint32_t)(x))<<RTC_IER_TOIE_SHIFT))&RTC_IER_TOIE_MASK)
#define RTC_IER_TAIE_MASK
                                                 0x4u
#define RTC_IER_TAIE SHIFT
#define RTC IER TAIE WIDTH
                                                 1
#define RTC IER TAIE(x)
(((uint32 t)(((uint32 t)(x)) << RTC IER TAIE SHIFT))&RTC IER TAIE MASK)
#define RTC IER TSIE MASK
                                                 0x10u
#define RTC IER TSIE SHIFT
#define RTC_IER_TSIE_WIDTH
#define RTC_IER_TSIE(x)
                                                 1
(((uint32 t)(((uint32 t)(x)) << RTC IER TSIE SHIFT))&RTC IER TSIE MASK)
#define RTC IER WPON MASK
                                                 0x80u
#define RTC IER WPON SHIFT
                                                 7
#define RTC IER WPON WIDTH
                                                 1
#define RTC IER WPON(x)
(((uint32 t)(((uint32 t)(x)) << RTC IER WPON SHIFT))&RTC IER WPON MASK)
/*!
 * (a)
 */ /* end of group RTC Register Masks */
/* RTC - Peripheral instance base addresses */
/** Peripheral RTC base address */
#define RTC BASE
                                                 (0x4003D000u)
/** Peripheral RTC base pointer */
#define RTC
                                                 ((RTC Type *)RTC BASE)
#define RTC BASE PTR
                                                 (RTC)
/** Array initializer of RTC peripheral base addresses */
#define RTC BASE ADDRS
                                                { RTC BASE }
/** Array initializer of RTC peripheral base pointers */
#define RTC BASE PTRS
                                                 { RTC }
/* -----
   -- RTC - Register accessor macros
---- */
* @addtogroup RTC Register Accessor Macros RTC - Register accessor
macros
* @ {
 */
/* RTC - Register instance definitions */
/* RTC */
#define RTC TSR
                                                 RTC TSR REG(RTC)
                                                 RTC TPR REG(RTC)
#define RTC TPR
#define RTC_TAR
                                                 RTC TAR REG(RTC)
#define RTC_TCR
                                                 RTC_TCR_REG(RTC)
                                                 RTC_CR_REG(RTC)
#define RTC_CR
#define RTC SR
                                                 RTC SR REG(RTC)
#define RTC LR
                                                 RTC LR REG(RTC)
#define RTC IER
                                                 RTC IER REG(RTC)
```

```
* @ }
 */ /* end of group RTC Register Accessor Macros */
/*!
* @ }
*/ /* end of group RTC Peripheral Access Layer */
/* -----
   -- SIM Peripheral Access Layer
_____ */
/*!
 * @addtogroup SIM_Peripheral_Access_Layer SIM Peripheral Access Layer
 * @ {
*/
/** SIM - Register Layout Typedef */
typedef struct {
 IO uint32 t SOPT1;
                                                  /**< System Options
Register 1, offset: 0x0 */
  IO uint32 t SOPT1CFG;
                                                  /**< SOPT1
Configuration Register, offset: 0x4 */
      uint8_t RESERVED 0[4092];
   IO uint32 t SOPT2;
                                                 /**< System Options
Register 2, offset: 0x1004 */
      uint8 t RESERVED 1[4];
   IO uint32 t SOPT4;
                                                 /**< System Options
Register 4, offset: 0x100C */
  IO uint32 t SOPT5;
                                                  /**< System Options
Register 5, offset: 0x1010 */
     uint8 t RESERVED 2[4];
   IO uint3\overline{2} t SOPT7;
                                                  /**< System Options
Register 7, offset: 0x1018 */
      uint8_t RESERVED_3[8];
   _I uint32_t SDID;
                                                  /**< System Device
Identification Register, offset: 0x1024 */
      uint8 t RESERVED 4[12];
   IO uint32 t SCGC4;
                                                  /**< System Clock
Gating Control Register 4, offset: 0x1034 */
   IO uint32 t SCGC5;
                                                  /**< System Clock
\overline{\text{Gating Control}} Register 5, offset: 0x1038 */
   _IO uint32_t SCGC6;
                                                  /**< System Clock
Gating Control Register 6, offset: 0x103C */
                                                  /**< System Clock
   IO uint32 t SCGC7;
Gating Control Register 7, offset: 0x1040 */
  __IO uint32_t CLKDIV1;
                                                  /**< System Clock
Divider Register 1, offset: 0x1044 */
     uint8 t RESERVED 5[4];
   IO uint3\overline{2}_t FCFG1;
                                                  /**< Flash
Configuration Register 1, offset: 0x104C */
   _I uint32_t FCFG2;
                                                  /**< Flash
Configuration Register 2, offset: 0x1050 */
     uint8 t RESERVED 6[4];
   I uint32 t UIDMH;
Identification Register Mid-High, offset: 0x1058 */
```

```
I uint32 t UIDML;
                                              /**< Unique
Identification Register Mid Low, offset: 0x105C */
  I uint32 t UIDL;
                                              /**< Unique
Identification Register Low, offset: 0x1060 */
     uint8 t RESERVED 7[156];
   IO uint32 t COPC;
                                              /**< COP Control
Register, offset: 0x1100 */
                                             /**< Service COP
 O uint32 t SRVCOP;
Register, offset: 0x1104 */
} SIM Type, *SIM MemMapPtr;
/* -----
  -- SIM - Register accessor macros
---- */
/*!
* @addtogroup SIM Register Accessor Macros SIM - Register accessor
* @ {
* /
/* SIM - Register accessors */
#define SIM SOPT1 REG(base)
                                             ((base) ->SOPT1)
#define SIM SOPT1CFG REG(base)
                                             ((base) ->SOPT1CFG)
#define SIM SOPT2 REG(base)
                                             ((base)->SOPT2)
#define SIM SOPT4 REG(base)
                                             ((base) ->SOPT4)
#define SIM SOPT5 REG(base)
                                             ((base) ->SOPT5)
#define SIM SOPT7 REG(base)
                                             ((base)->SOPT7)
#define SIM SDID REG(base)
                                             ((base) ->SDID)
#define SIM SCGC4 REG(base)
                                             ((base) ->SCGC4)
#define SIM SCGC5 REG(base)
                                             ((base)->SCGC5)
#define SIM SCGC6 REG(base)
                                             ((base)->SCGC6)
#define SIM SCGC7 REG(base)
                                             ((base)->SCGC7)
#define SIM_CLKDIV1_REG(base)
                                             ((base)->CLKDIV1)
#define SIM_FCFG1_REG(base)
                                            ((base)->FCFG1)
#define SIM FCFG2 REG(base)
                                            ((base)->FCFG2)
#define SIM UIDMH REG(base)
                                            ((base)->UIDMH)
#define SIM UIDML REG(base)
                                            ((base)->UIDML)
#define SIM UIDL REG(base)
                                            ((base)->UIDL)
#define SIM COPC REG(base)
                                             ((base)->COPC)
#define SIM SRVCOP REG(base)
                                             ((base) ->SRVCOP)
/*!
* @ }
*/ /* end of group SIM Register Accessor Macros */
/* -----
  -- SIM Register Masks
  ______
---- */
/*!
* @addtogroup SIM Register Masks SIM Register Masks
* @ {
 */
```

```
/* SOPT1 Bit Fields */
#define SIM_SOPT1_OSC32KSEL_MASK
                                                0xC0000u
#define SIM_SOPT1_OSC32KSEL_SHIFT
#define SIM SOPT1 OSC32KSEL WIDTH
#define SIM SOPT1 OSC32KSEL(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT1 OSC32KSEL SHIFT)) &SIM SOPT1 OSC32
KSEL MASK)
#define SIM SOPT1 USBVSTBY MASK
                                                  0x200000001
#define SIM SOPT1 USBVSTBY SHIFT
                                                  29
#define SIM SOPT1 USBVSTBY WIDTH
                                                  1
#define SIM SOPT1 USBVSTBY(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT1 USBVSTBY SHIFT)) &SIM SOPT1 USBVST
BY MASK)
#define SIM SOPT1 USBSSTBY MASK
                                                  0x40000000u
#define SIM SOPT1 USBSSTBY SHIFT
                                                  30
#define SIM SOPT1 USBSSTBY WIDTH
#define SIM SOPT1 USBSSTBY(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT1 USBSSTBY SHIFT)) &SIM SOPT1 USBSST
BY MASK)
#define SIM SOPT1 USBREGEN MASK
                                                 0x80000000u
#define SIM SOPT1 USBREGEN SHIFT
                                                  31
#define SIM SOPT1 USBREGEN WIDTH
#define SIM SOPT1 USBREGEN(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT1 USBREGEN SHIFT)) & SIM SOPT1 USBREG
EN MASK)
/* SOPT1CFG Bit Fields */
#define SIM SOPT1CFG URWE MASK
                                                  0x1000000u
#define SIM SOPT1CFG URWE SHIFT
                                                  24
#define SIM SOPT1CFG URWE WIDTH
#define SIM SOPT1CFG URWE(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT1CFG URWE SHIFT))&SIM SOPT1CFG URWE
#define SIM SOPT1CFG UVSWE MASK
                                                 0x2000000u
#define SIM SOPT1CFG UVSWE SHIFT
                                                  2.5
#define SIM SOPT1CFG UVSWE WIDTH
#define SIM SOPT1CFG UVSWE(x)
(((uint32_t)(((uint32_t)(x)) << SIM_SOPT1CFG_UVSWE_SHIFT)) &SIM_SOPT1CFG_UVS
WE MASK)
#define SIM SOPT1CFG USSWE MASK
                                                 0x4000000u
#define SIM SOPT1CFG USSWE SHIFT
                                                  26
#define SIM SOPT1CFG USSWE WIDTH
#define SIM SOPT1CFG USSWE(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT1CFG USSWE SHIFT)) &SIM SOPT1CFG USS
WE MASK)
/* SOPT2 Bit Fields */
#define SIM SOPT2 RTCCLKOUTSEL MASK
                                                 0x10u
#define SIM SOPT2 RTCCLKOUTSEL SHIFT
                                                  4
#define SIM SOPT2 RTCCLKOUTSEL WIDTH
#define SIM SOPT2 RTCCLKOUTSEL(x)
(((uint32 t)(((uint32 t)(x))<<SIM SOPT2 RTCCLKOUTSEL SHIFT))&SIM SOPT2 RT
CCLKOUTSEL MASK)
#define SIM SOPT2 CLKOUTSEL MASK
                                                  0xE0u
#define SIM_SOPT2_CLKOUTSEL_SHIFT
#define SIM_SOPT2_CLKOUTSEL_WIDTH
#define SIM SOPT2 CLKOUTSEL(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT2 CLKOUTSEL SHIFT)) &SIM SOPT2 CLKOU
TSEL MASK)
#define SIM SOPT2 PLLFLLSEL MASK
                                                 0x10000u
#define SIM SOPT2 PLLFLLSEL SHIFT
                                                  16
```

```
#define SIM SOPT2 PLLFLLSEL WIDTH
#define SIM SOPT2 PLLFLLSEL(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT2 PLLFLLSEL SHIFT)) &SIM SOPT2 PLLFL
LSEL MASK)
#define SIM SOPT2 USBSRC MASK
                                                  0x40000u
#define SIM SOPT2 USBSRC SHIFT
                                                  18
#define SIM SOPT2 USBSRC WIDTH
                                                  1
#define SIM SOPT2 USBSRC(x)
(((uint32 t)(((uint32 t)(x))<<SIM SOPT2 USBSRC SHIFT))&SIM SOPT2 USBSRC M
ASK)
#define SIM SOPT2 TPMSRC MASK
                                                  0x3000000u
#define SIM_SOPT2_TPMSRC_SHIFT
                                                  24
#define SIM SOPT2 TPMSRC WIDTH
#define SIM SOPT2 TPMSRC(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT2 TPMSRC SHIFT)) & SIM SOPT2 TPMSRC M
#define SIM SOPT2 UARTOSRC MASK
                                                  0xC000000u
#define SIM SOPT2 UARTOSRC SHIFT
                                                  26
#define SIM SOPT2 UARTOSRC WIDTH
#define SIM SOPT2 UARTOSRC(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT2 UARTOSRC SHIFT)) & SIM SOPT2 UARTOS
RC MASK)
/* SOPT4 Bit Fields */
#define SIM SOPT4 TPM1CH0SRC MASK
                                                 0x40000u
#define SIM SOPT4 TPM1CH0SRC SHIFT
                                                  18
#define SIM SOPT4 TPM1CH0SRC WIDTH
#define SIM SOPT4 TPM1CH0SRC(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT4 TPM1CH0SRC SHIFT)) &SIM SOPT4 TPM1
CHOSRC MASK)
#define SIM SOPT4 TPM2CH0SRC MASK
                                                  0x100000u
#define SIM SOPT4 TPM2CH0SRC SHIFT
                                                  20
#define SIM SOPT4 TPM2CH0SRC WIDTH
#define SIM SOPT4 TPM2CH0SRC(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT4 TPM2CH0SRC SHIFT)) &SIM SOPT4 TPM2
CHOSRC MASK)
#define SIM_SOPT4_TPM0CLKSEL_MASK
                                                  0x1000000u
#define SIM_SOPT4_TPM0CLKSEL_SHIFT
                                                  24
#define SIM_SOPT4_TPMOCLKSEL_WIDTH
#define SIM SOPT4 TPM0CLKSEL(x)
(((uint32 t)(((uint32 t)(x))<<SIM SOPT4 TPMOCLKSEL SHIFT))&SIM SOPT4 TPMO
CLKSEL MASK)
#define SIM SOPT4 TPM1CLKSEL MASK
                                                  0x2000000u
#define SIM SOPT4 TPM1CLKSEL SHIFT
                                                  2.5
#define SIM SOPT4 TPM1CLKSEL WIDTH
#define SIM SOPT4 TPM1CLKSEL(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT4 TPM1CLKSEL SHIFT)) &SIM SOPT4 TPM1
CLKSEL MASK)
#define SIM SOPT4 TPM2CLKSEL MASK
                                                  0x4000000u
#define SIM SOPT4 TPM2CLKSEL SHIFT
                                                  2.6
#define SIM SOPT4 TPM2CLKSEL WIDTH
                                                  1
#define SIM SOPT4 TPM2CLKSEL(x)
(((uint32 t)(((uint32 t)(x))<<SIM SOPT4 TPM2CLKSEL SHIFT))&SIM SOPT4 TPM2
CLKSEL MASK)
/* SOPT5 Bit Fields */
#define SIM SOPT5 UARTOTXSRC_MASK
                                                 0x3u
#define SIM SOPT5 UARTOTXSRC SHIFT
#define SIM SOPT5 UARTOTXSRC WIDTH
#define SIM SOPT5 UARTOTXSRC(x)
(((uint32 t)(((uint32 t)(x))<<SIM SOPT5 UARTOTXSRC SHIFT))&SIM SOPT5 UART
OTXSRC MASK)
```

```
#define SIM SOPT5 UARTORXSRC MASK
                                                 0x4u
#define SIM SOPT5 UARTORXSRC SHIFT
#define SIM_SOPT5_UARTORXSRC_WIDTH
#define SIM_SOPT5_UARTORXSRC(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT5 UARTORXSRC SHIFT)) & SIM SOPT5 UART
ORXSRC MASK)
#define SIM SOPT5 UART1TXSRC MASK
                                                  0x30u
#define SIM SOPT5 UART1TXSRC SHIFT
#define SIM SOPT5 UART1TXSRC WIDTH
                                                  2
#define SIM SOPT5 UART1TXSRC(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT5 UART1TXSRC SHIFT)) &SIM SOPT5 UART
1TXSRC MASK)
#define SIM SOPT5 UART1RXSRC MASK
                                                  0x40u
#define SIM SOPT5 UART1RXSRC SHIFT
                                                  6
#define SIM SOPT5 UART1RXSRC WIDTH
#define SIM SOPT5 UART1RXSRC(x)
(((uint32_t)(((uint32_t)(x)) << SIM_SOPT5_UART1RXSRC_SHIFT)) &SIM_SOPT5_UART
1RXSRC MASK)
#define SIM SOPT5 UARTOODE MASK
                                                  0x10000u
#define SIM_SOPT5_UARTOODE_SHIFT
                                                  16
#define SIM_SOPT5_UARTOODE_WIDTH
#define SIM SOPT5 UARTOODE(x)
(((uint32 t)(((uint32 t)(x))<<SIM SOPT5 UART0ODE SHIFT))&SIM SOPT5 UART00
#define SIM SOPT5 UART10DE MASK
                                                  0x20000u
#define SIM SOPT5 UART1ODE SHIFT
                                                  17
#define SIM SOPT5 UART10DE WIDTH
#define SIM SOPT5 UART1ODE(x)
(((uint32 t)(((uint32 t)(x))<<SIM SOPT5 UART1ODE SHIFT))&SIM SOPT5 UART10
DE MASK)
#define SIM SOPT5 UART2ODE MASK
                                                  0x40000u
#define SIM SOPT5 UART2ODE SHIFT
                                                  18
#define SIM SOPT5 UART2ODE WIDTH
#define SIM SOPT5 UART2ODE(x)
(((uint32 t)(((uint32 t)(x))<<SIM SOPT5 UART2ODE SHIFT))&SIM SOPT5 UART2O
DE MASK)
/* SOPT7 Bit Fields */
#define SIM_SOPT7_ADCOTRGSEL_MASK
                                                  0xFu
#define SIM SOPT7 ADCOTRGSEL SHIFT
#define SIM SOPT7 ADCOTRGSEL WIDTH
#define SIM SOPT7 ADCOTRGSEL(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT7 ADCOTRGSEL SHIFT)) &SIM SOPT7 ADCO
TRGSEL MASK)
#define SIM SOPT7 ADCOPRETRGSEL MASK
                                                  0x10u
#define SIM_SOPT7_ADC0PRETRGSEL_SHIFT
#define SIM_SOPT7_ADC0PRETRGSEL_WIDTH
#define SIM SOPT7 ADCOPRETRGSEL(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT7 ADCOPRETRGSEL SHIFT)) &SIM SOPT7 A
DCOPRETRGSEL MASK)
#define SIM SOPT7 ADCOALTTRGEN MASK
                                                  0x80u
#define SIM SOPT7 ADCOALTTRGEN SHIFT
                                                  7
#define SIM SOPT7 ADCOALTTRGEN WIDTH
                                                  1
#define SIM_SOPT7_ADCOALTTRGEN(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT7 ADCOALTTRGEN SHIFT))&SIM SOPT7 AD
COALTTRGEN MASK)
/* SDID Bit Fields */
#define SIM SDID PINID MASK
                                                  0xFu
#define SIM SDID PINID SHIFT
                                                  0
#define SIM SDID PINID WIDTH
                                                  4
```

```
#define SIM SDID PINID(x)
(((uint32 t)(((uint32 t)(x)) << SIM SDID PINID SHIFT)) & SIM SDID PINID MASK)
#define SIM_SDID_DIEID MASK
                                                  0xF80u
#define SIM_SDID_DIEID_SHIFT
#define SIM SDID DIEID WIDTH
                                                   5
#define SIM SDID DIEID(x)
(((uint32 t)(((uint32 t)(x)) << SIM SDID DIEID SHIFT)) & SIM SDID DIEID MASK)
#define SIM SDID REVID MASK
                                                  0xF000u
#define SIM SDID REVID SHIFT
                                                   12
#define SIM SDID REVID WIDTH
#define SIM SDID REVID(x)
(((uint32 t)(((uint32 t)(x)) << SIM SDID REVID SHIFT)) & SIM SDID REVID MASK)
#define SIM SDID SRAMSIZE MASK
                                                  0xF0000u
                                                  16
#define SIM SDID SRAMSIZE SHIFT
#define SIM SDID SRAMSIZE WIDTH
#define SIM SDID SRAMSIZE(x)
(((uint32_t)(((uint32_t)(x)) << SIM SDID SRAMSIZE SHIFT))&SIM SDID SRAMSIZE
MASK)
#define SIM SDID SERIESID MASK
                                                  0xF00000u
#define SIM SDID SERIESID SHIFT
                                                   20
#define SIM SDID SERIESID WIDTH
#define SIM SDID SERIESID(x)
(((uint32 t)(((uint32 t)(x)) << SIM SDID SERIESID SHIFT))&SIM SDID SERIESID
#define SIM SDID SUBFAMID MASK
                                                  0xF000000u
#define SIM SDID SUBFAMID SHIFT
                                                   24
#define SIM SDID SUBFAMID WIDTH
                                                   4
#define SIM SDID SUBFAMID(x)
(((uint32 t)(((uint32 t)(x)) << SIM SDID SUBFAMID SHIFT)) & SIM SDID SUBFAMID
MASK)
#define SIM SDID FAMID MASK
                                                   0xF0000000u
#define SIM SDID FAMID SHIFT
                                                   28
#define SIM SDID FAMID WIDTH
                                                   4
#define SIM SDID FAMID(x)
(((uint32 t)(((uint32 t)(x)) << SIM SDID FAMID SHIFT)) & SIM SDID FAMID MASK)
/* SCGC4 Bit Fields */
#define SIM_SCGC4_I2C0_MASK
                                                   0x40u
#define SIM_SCGC4_I2C0_SHIFT
                                                   6
#define SIM_SCGC4_I2C0_WIDTH
                                                   1
#define SIM SCGC4 I2C0(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC4 I2C0 SHIFT)) & SIM SCGC4 I2C0 MASK)
#define SIM SCGC4 I2C1 MASK
                                                  0x80u
#define SIM SCGC4 I2C1 SHIFT
#define SIM SCGC4 I2C1 WIDTH
                                                   1
#define SIM_SCGC4_I2C1(x)
(((uint32_t)(((uint32_t)(x)) << SIM_SCGC4_I2C1_SHIFT)) & SIM_SCGC4_I2C1_MASK)
#define SIM SCGC4 UARTO MASK
                                                  0x400u
#define SIM SCGC4 UARTO_SHIFT
                                                  10
#define SIM SCGC4 UARTO WIDTH
#define SIM SCGC4 UARTO(x)
(((uint32 t)(((uint32 t)(x))<<SIM SCGC4 UARTO SHIFT))&SIM SCGC4 UARTO MAS
#define SIM SCGC4 UART1 MASK
                                                  0x800u
#define SIM_SCGC4_UART1_SHIFT
                                                   11
#define SIM SCGC4 UART1 WIDTH
#define SIM SCGC4 UART1(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC4 UART1 SHIFT)) & SIM SCGC4 UART1 MAS
#define SIM SCGC4 UART2 MASK
                                                  0x1000u
#define SIM SCGC4 UART2 SHIFT
                                                   12
```

```
#define SIM SCGC4 UART2 WIDTH
                                                   1
#define SIM SCGC4 UART2(x)
(((uint32 t)(((uint32 t)(x))<<SIM SCGC4 UART2 SHIFT))&SIM SCGC4 UART2 MAS
#define SIM SCGC4 USBOTG MASK
                                                   0x40000u
#define SIM SCGC4 USBOTG SHIFT
                                                   18
#define SIM SCGC4 USBOTG WIDTH
                                                   1
#define SIM SCGC4 USBOTG(x)
(((uint32 t)(((uint32 t)(x))<<SIM SCGC4 USBOTG SHIFT))&SIM SCGC4 USBOTG M
ASK)
#define SIM SCGC4 CMP MASK
                                                   0x80000u
#define SIM SCGC4 CMP SHIFT
                                                   19
#define SIM SCGC4 CMP WIDTH
#define SIM SCGC4 CMP(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC4 CMP SHIFT))&SIM SCGC4 CMP MASK)
#define SIM SCGC4 SPI0 MASK
                                                   0x400000u
#define SIM SCGC4 SPIO SHIFT
                                                   22
#define SIM SCGC4 SPIO WIDTH
                                                   1
#define SIM SCGC4 SPIO(x)
(((uint32 t)(((uint32 t)(x)) \le SIM SCGC4 SPIO SHIFT)) \& SIM SCGC4 SPIO MASK)
#define SIM SCGC4 SPI1 MASK
                                                   0x800000u
#define SIM SCGC4 SPI1 SHIFT
                                                   2.3
#define SIM_SCGC4_SPI1_WIDTH
                                                   1
#define SIM SCGC4 SPI1(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC4 SPI1 SHIFT)) & SIM SCGC4 SPI1 MASK)
/* SCGC5 Bit Fields */
#define SIM SCGC5 LPTMR MASK
                                                   0x1u
#define SIM SCGC5 LPTMR SHIFT
                                                   0
#define SIM SCGC5 LPTMR WIDTH
                                                   1
#define SIM SCGC5 LPTMR(x)
(((uint32_t)(((uint32_t)(x)) << SIM SCGC5 LPTMR SHIFT)) &SIM SCGC5 LPTMR MAS
#define SIM SCGC5 TSI MASK
                                                   0x20u
#define SIM SCGC5 TSI SHIFT
                                                   5
#define SIM SCGC5 TSI WIDTH
                                                   1
#define SIM SCGC5 TSI(x)
(((uint32 t)(((uint32 t)(x))<<SIM SCGC5 TSI SHIFT))&SIM SCGC5 TSI MASK)
#define SIM_SCGC5_PORTA_MASK
                                                   0x200u
                                                   9
#define SIM_SCGC5_PORTA_SHIFT
#define SIM SCGC5 PORTA WIDTH
                                                   1
#define SIM SCGC5 PORTA(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC5 PORTA SHIFT)) & SIM SCGC5 PORTA MAS
#define SIM SCGC5 PORTB MASK
                                                   0x400u
#define SIM_SCGC5_PORTB_SHIFT
                                                   10
#define SIM_SCGC5_PORTB_WIDTH
                                                   1
#define SIM SCGC5 PORTB(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC5 PORTB SHIFT)) & SIM SCGC5 PORTB MAS
K)
#define SIM SCGC5 PORTC MASK
                                                   0x800u
#define SIM SCGC5 PORTC SHIFT
                                                   11
#define SIM SCGC5 PORTC WIDTH
                                                   1
#define SIM SCGC5 PORTC(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC5 PORTC SHIFT)) & SIM SCGC5 PORTC MAS
K)
                                                   0x100011
#define SIM SCGC5 PORTD MASK
#define SIM SCGC5 PORTD SHIFT
                                                   12
#define SIM SCGC5 PORTD WIDTH
                                                   1
```

```
#define SIM SCGC5 PORTD(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC5 PORTD SHIFT)) & SIM SCGC5 PORTD MAS
#define SIM SCGC5 PORTE MASK
                                                   0x2000u
#define SIM SCGC5 PORTE SHIFT
                                                   13
#define SIM SCGC5 PORTE WIDTH
#define SIM SCGC5 PORTE(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC5 PORTE SHIFT)) & SIM SCGC5 PORTE MAS
/* SCGC6 Bit Fields */
#define SIM SCGC6 FTF MASK
                                                   0x1u
#define SIM SCGC6 FTF SHIFT
                                                   0
#define SIM SCGC6 FTF WIDTH
#define SIM SCGC6 FTF(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC6 FTF SHIFT))&SIM SCGC6 FTF MASK)
#define SIM SCGC6 DMAMUX MASK
#define SIM SCGC6 DMAMUX SHIFT
                                                   1
#define SIM SCGC6 DMAMUX WIDTH
                                                   1
#define SIM SCGC6 DMAMUX(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC6 DMAMUX SHIFT)) & SIM SCGC6 DMAMUX M
ASK)
#define SIM SCGC6 PIT MASK
                                                   0x800000u
#define SIM SCGC6 PIT SHIFT
                                                   23
#define SIM SCGC6 PIT WIDTH
                                                   1
#define SIM SCGC6 PIT(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC6 PIT SHIFT)) &SIM SCGC6 PIT MASK)
#define SIM SCGC6 TPM0 MASK
                                                   0x1000000u
#define SIM SCGC6 TPM0 SHIFT
                                                   24
#define SIM SCGC6 TPM0 WIDTH
                                                   1
#define SIM SCGC6 TPM0(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC6 TPM0 SHIFT)) &SIM SCGC6 TPM0 MASK)
#define SIM SCGC6 TPM1 MASK
                                                   0x2000000u
#define SIM SCGC6 TPM1 SHIFT
                                                   25
#define SIM SCGC6 TPM1 WIDTH
#define SIM SCGC6 TPM1(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC6 TPM1 SHIFT))&SIM SCGC6 TPM1 MASK)
#define SIM_SCGC6_TPM2_MASK
                                                   0x4000000u
#define SIM_SCGC6_TPM2_SHIFT
                                                   26
#define SIM_SCGC6_TPM2_WIDTH
#define SIM SCGC6 TPM2(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC6 TPM2 SHIFT)) & SIM SCGC6 TPM2 MASK)
#define SIM SCGC6 ADC0 MASK
                                                   0x8000000u
#define SIM SCGC6 ADC0 SHIFT
                                                   2.7
#define SIM SCGC6 ADC0 WIDTH
                                                   1
#define SIM SCGC6 ADC0(x)
(((uint32_t)(((uint32_t)(x)) << SIM_SCGC6_ADC0_SHIFT)) & SIM_SCGC6_ADC0_MASK)
#define SIM SCGC6 RTC MASK
                                                   0x20000000u
                                                   29
#define SIM SCGC6 RTC SHIFT
#define SIM SCGC6 RTC WIDTH
#define SIM SCGC6 RTC(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC6 RTC SHIFT)) &SIM SCGC6 RTC MASK)
#define SIM SCGC6 DACO MASK
                                                  0x80000000u
#define SIM SCGC6 DAC0 SHIFT
                                                   31
#define SIM_SCGC6_DAC0_WIDTH
#define SIM SCGC6 DAC0(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC6 DAC0 SHIFT)) & SIM SCGC6 DAC0 MASK)
/* SCGC7 Bit Fields */
#define SIM SCGC7 DMA MASK
                                                   0x100u
#define SIM SCGC7 DMA SHIFT
                                                   8
#define SIM SCGC7 DMA WIDTH
                                                   1
```

```
#define SIM SCGC7 DMA(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC7 DMA SHIFT))&SIM SCGC7 DMA MASK)
/* CLKDIV1 Bit Fields */
#define SIM_CLKDIV1_OUTDIV4_MASK
                                                  0x70000u
#define SIM CLKDIV1 OUTDIV4 SHIFT
                                                  16
#define SIM CLKDIV1 OUTDIV4 WIDTH
#define SIM CLKDIV1 OUTDIV4(x)
(((uint32 t)(((uint32 t)(x)) << SIM CLKDIV1 OUTDIV4 SHIFT)) &SIM CLKDIV1 OUT
DIV4 MASK)
#define SIM CLKDIV1 OUTDIV1 MASK
                                                  0xF0000000u
#define SIM CLKDIV1 OUTDIV1 SHIFT
                                                  28
#define SIM_CLKDIV1_OUTDIV1_WIDTH
                                                   4
#define SIM CLKDIV1 OUTDIV1(x)
(((uint32 t)(((uint32 t)(x)) << SIM CLKDIV1 OUTDIV1 SHIFT)) &SIM CLKDIV1 OUT
DIV1 MASK)
/* FCFG1 Bit Fields */
#define SIM FCFG1 FLASHDIS MASK
                                                  0x1u
#define SIM FCFG1 FLASHDIS SHIFT
#define SIM FCFG1 FLASHDIS WIDTH
#define SIM FCFG1 FLASHDIS(x)
(((uint32 t)(((uint32 t)(x)) << SIM FCFG1 FLASHDIS SHIFT)) & SIM FCFG1 FLASHD
IS MASK)
#define SIM FCFG1 FLASHDOZE MASK
                                                  0x2u
#define SIM FCFG1 FLASHDOZE SHIFT
                                                  1
#define SIM FCFG1 FLASHDOZE WIDTH
#define SIM FCFG1 FLASHDOZE(x)
(((uint32 t)(((uint32 t)(x)) << SIM FCFG1 FLASHDOZE SHIFT)) &SIM FCFG1 FLASH
DOZE MASK)
#define SIM FCFG1 PFSIZE MASK
                                                  0xF000000u
#define SIM FCFG1 PFSIZE SHIFT
                                                   24
#define SIM_FCFG1_PFSIZE WIDTH
#define SIM FCFG1 PFSIZE(x)
(((uint32 t)(((uint32 t)(x))<<SIM FCFG1 PFSIZE SHIFT))&SIM FCFG1 PFSIZE M
ASK)
/* FCFG2 Bit Fields */
#define SIM FCFG2 MAXADDR0 MASK
                                                  0x7F000000u
#define SIM FCFG2 MAXADDR0 SHIFT
                                                   24
#define SIM_FCFG2_MAXADDR0_WIDTH
#define SIM FCFG2 MAXADDR0(x)
(((uint32 t)(((uint32 t)(x)) << SIM FCFG2 MAXADDRO SHIFT)) &SIM FCFG2 MAXADD
/* UIDMH Bit Fields */
#define SIM UIDMH UID MASK
                                                  0xFFFFu
#define SIM UIDMH UID SHIFT
                                                   \cap
#define SIM_UIDMH_UID_WIDTH
                                                   16
#define SIM_UIDMH_UID(x)
(((uint32 t)(((uint32 t)(x)) << SIM UIDMH UID SHIFT)) & SIM UIDMH UID MASK)
/* UIDML Bit Fields */
#define SIM UIDML UID MASK
                                                   0xFFFFFFFFu
#define SIM UIDML UID SHIFT
#define SIM UIDML UID WIDTH
                                                   32
#define SIM UIDML UID(x)
(((uint32 t)(((uint32 t)(x)) << SIM UIDML UID SHIFT)) & SIM UIDML UID MASK)
/* UIDL Bit Fields */
#define SIM UIDL UID MASK
                                                  0xFFFFFFFFu
#define SIM UIDL UID SHIFT
                                                   \cap
                                                   32
#define SIM UIDL UID WIDTH
#define SIM UIDL UID(x)
(((uint32 t)(((uint32 t)(x)) << SIM UIDL UID SHIFT)) & SIM UIDL UID MASK)
/* COPC Bit Fields */
```

```
#define SIM COPC COPW MASK
                                              0x1u
#define SIM COPC COPW SHIFT
                                              \cap
#define SIM_COPC_COPW_WIDTH
                                              1
#define SIM_COPC_COPW(x)
(((uint32 t)(((uint32 t)(x))<<SIM COPC COPW SHIFT))&SIM COPC COPW MASK)
#define SIM COPC COPCLKS MASK
                                              0x2u
#define SIM COPC COPCLKS SHIFT
#define SIM COPC COPCLKS WIDTH
#define SIM COPC COPCLKS(x)
(((uint32 t)(((uint32 t)(x)) << SIM COPC COPCLKS SHIFT)) & SIM COPC COPCLKS M
ASK)
#define SIM COPC COPT MASK
                                              0xCu
#define SIM COPC COPT SHIFT
                                              2
#define SIM COPC COPT WIDTH
#define SIM COPC COPT(x)
(((uint32 t)(((uint32 t)(x))<<SIM COPC COPT SHIFT))&SIM COPC COPT MASK)
/* SRVCOP Bit Fields */
#define SIM SRVCOP SRVCOP MASK
                                              0xFFu
#define SIM SRVCOP SRVCOP SHIFT
                                              0
#define SIM SRVCOP SRVCOP WIDTH
                                              8
#define SIM SRVCOP SRVCOP(x)
(((uint32 t)(((uint32 t)(x)) << SIM SRVCOP SRVCOP SHIFT))&SIM SRVCOP SRVCOP
MASK)
/*!
* @ }
*/ /* end of group SIM Register Masks */
/* SIM - Peripheral instance base addresses */
/** Peripheral SIM base address */
#define SIM BASE
                                              (0x40047000u)
/** Peripheral SIM base pointer */
#define SIM
                                               ((SIM Type *)SIM BASE)
#define SIM BASE PTR
                                               (SIM)
/** Array initializer of SIM peripheral base addresses */
#define SIM BASE ADDRS
                                             { SIM BASE }
/** Array initializer of SIM peripheral base pointers */
#define SIM BASE PTRS
                                              { SIM }
/* -----
  -- SIM - Register accessor macros
  ______
---- */
/*!
* @addtogroup SIM Register Accessor Macros SIM - Register accessor
macros
* @ {
* /
/* SIM - Register instance definitions */
/* SIM */
#define SIM SOPT1
                                              SIM SOPT1 REG(SIM)
#define SIM SOPT1CFG
                                              SIM SOPT1CFG REG(SIM)
#define SIM SOPT2
                                              SIM SOPT2 REG(SIM)
#define SIM SOPT4
                                              SIM SOPT4 REG(SIM)
#define SIM SOPT5
                                              SIM SOPT5 REG(SIM)
```

```
#define SIM SOPT7
                                            SIM_SOPT7_REG(SIM)
#define SIM SDID
                                            SIM SDID REG(SIM)
#define SIM_SCGC4
                                            SIM_SCGC4_REG(SIM)
#define SIM_SCGC5
                                            SIM_SCGC5_REG(SIM)
#define SIM SCGC6
                                            SIM SCGC6 REG(SIM)
                                            SIM SCGC7 REG(SIM)
#define SIM SCGC7
#define SIM CLKDIV1
                                            SIM CLKDIV1 REG(SIM)
#define SIM FCFG1
                                            SIM FCFG1 REG(SIM)
                                            SIM FCFG2 REG(SIM)
#define SIM FCFG2
#define SIM UIDMH
                                            SIM UIDMH REG(SIM)
#define SIM UIDML
                                            SIM UIDML REG(SIM)
#define SIM UIDL
                                            SIM UIDL REG(SIM)
#define SIM COPC
                                            SIM COPC REG(SIM)
                                            SIM SRVCOP REG(SIM)
#define SIM SRVCOP
/*!
* @ }
 ^{\star}/ /* end of group SIM Register Accessor Macros ^{\star}/
/*!
* @ }
*/ /* end of group SIM Peripheral_Access_Layer */
_____
  -- SMC Peripheral Access Layer
  ______
---- */
/*!
 * @addtogroup SMC Peripheral Access Layer SMC Peripheral Access Layer
* @ {
 */
/** SMC - Register Layout Typedef */
typedef struct {
  __IO uint8_t PMPROT;
                                              /**< Power Mode
Protection register, offset: 0x0 */
                                             /**< Power Mode
  IO uint8 t PMCTRL;
Control register, offset: 0x1 */
 IO uint8 t STOPCTRL;
                                             /**< Stop Control
Register, offset: 0x2 */
 I uint8 t PMSTAT;
                                              /**< Power Mode Status
register, offset: 0x3 */
} SMC Type, *SMC MemMapPtr;
/* -----
  -- SMC - Register accessor macros
  ______
---- */
* @addtogroup SMC Register Accessor Macros SMC - Register accessor
macros
* @ {
 */
```

```
/* SMC - Register accessors */
#define SMC_PMPROT_REG(base)
                                                 ((base)->PMPROT)
#define SMC_PMCTRL_REG(base)
                                                  ((base)->PMCTRL)
#define SMC STOPCTRL REG(base)
                                                  ((base)->STOPCTRL)
#define SMC PMSTAT REG(base)
                                                  ((base)->PMSTAT)
/*!
* @ }
 */ /* end of group SMC Register Accessor Macros */
_____
   -- SMC Register Masks
---- */
/*!
 * @addtogroup SMC Register Masks SMC Register Masks
 * @ {
* /
/* PMPROT Bit Fields */
#define SMC PMPROT AVLLS MASK
                                                  0x2u
#define SMC PMPROT AVLLS SHIFT
#define SMC PMPROT AVLLS WIDTH
#define SMC PMPROT AVLLS(x)
(((uint8 t)(((uint8 t)(x))<<SMC PMPROT AVLLS SHIFT))&SMC PMPROT AVLLS MAS
K)
#define SMC PMPROT ALLS MASK
                                                  0x8u
#define SMC PMPROT ALLS SHIFT
                                                  3
#define SMC PMPROT ALLS WIDTH
#define SMC PMPROT ALLS(x)
(((uint8 t)(((uint8 t)(x))<<SMC PMPROT ALLS SHIFT))&SMC PMPROT ALLS MASK)
#define SMC PMPROT AVLP MASK
                                                  0x20u
#define SMC_PMPROT_AVLP_SHIFT
#define SMC_PMPROT_AVLP_WIDTH
#define SMC PMPROT AVLP(x)
(((uint8 t)(((uint8 t)(x)) << SMC PMPROT AVLP SHIFT)) & SMC PMPROT AVLP MASK)
/* PMCTRL Bit Fields */
#define SMC PMCTRL STOPM MASK
                                                  0x7u
#define SMC PMCTRL STOPM SHIFT
                                                  0
#define SMC PMCTRL STOPM WIDTH
                                                  3
#define SMC_PMCTRL_STOPM(x)
(((uint8 t)(((uint8 t)(x)) << SMC PMCTRL STOPM SHIFT)) & SMC PMCTRL STOPM MAS
K)
#define SMC PMCTRL STOPA MASK
                                                  0x8u
#define SMC PMCTRL STOPA SHIFT
                                                  3
#define SMC PMCTRL STOPA WIDTH
#define SMC PMCTRL STOPA(x)
(((uint8 t) (((uint8 t) (x)) << SMC PMCTRL STOPA SHIFT)) &SMC PMCTRL STOPA MAS
K)
#define SMC PMCTRL RUNM MASK
                                                  0x60u
#define SMC_PMCTRL_RUNM_SHIFT
                                                  5
#define SMC PMCTRL RUNM WIDTH
#define SMC PMCTRL RUNM(x)
(((uint8 t)(((uint8 t)(x)) << SMC PMCTRL RUNM SHIFT)) & SMC PMCTRL RUNM MASK)
/* STOPCTRL Bit Fields */
#define SMC STOPCTRL VLLSM MASK
                                                  0x7u
```

```
#define SMC STOPCTRL VLLSM SHIFT
                                                0
#define SMC_STOPCTRL_VLLSM_WIDTH
#define SMC_STOPCTRL_VLLSM(x)
(((uint8 t)(((uint8 t)(x)) << SMC STOPCTRL VLLSM SHIFT)) &SMC STOPCTRL VLLSM
MASK)
#define SMC STOPCTRL PORPO MASK
                                                0x20u
#define SMC STOPCTRL PORPO SHIFT
                                                5
#define SMC STOPCTRL PORPO WIDTH
#define SMC STOPCTRL_PORPO(x)
(((uint8 t) (((uint8 t) (x)) << SMC STOPCTRL PORPO SHIFT)) &SMC STOPCTRL PORPO
MASK)
#define SMC STOPCTRL PSTOPO MASK
                                                0xC0u
#define SMC STOPCTRL PSTOPO SHIFT
                                                6
#define SMC STOPCTRL PSTOPO WIDTH
#define SMC STOPCTRL PSTOPO(x)
(((uint8_t)(((uint8_t)(x)) << SMC_STOPCTRL_PSTOPO_SHIFT)) & SMC_STOPCTRL_PSTO
PO MASK)
/* PMSTAT Bit Fields */
#define SMC PMSTAT PMSTAT MASK
                                                0x7Fu
#define SMC_PMSTAT_PMSTAT_SHIFT
#define SMC_PMSTAT_PMSTAT_WIDTH
#define SMC PMSTAT PMSTAT(x)
(((uint8 t)(((uint8 t)(x))<<SMC PMSTAT PMSTAT SHIFT))&SMC PMSTAT PMSTAT M
ASK)
/*!
* @ }
 */ /* end of group SMC Register Masks */
/* SMC - Peripheral instance base addresses */
/** Peripheral SMC base address */
#define SMC BASE
                                                (0x4007E000u)
/** Peripheral SMC base pointer */
#define SMC
                                                 ((SMC Type *)SMC BASE)
#define SMC BASE PTR
                                                 (SMC)
/** Array initializer of SMC peripheral base addresses */
#define SMC BASE ADDRS
                                               { SMC BASE }
/** Array initializer of SMC peripheral base pointers */
#define SMC BASE PTRS
                                                { SMC }
/* -----
  -- SMC - Register accessor macros
----- */
/*!
* @addtogroup SMC Register Accessor Macros SMC - Register accessor
macros
* @ {
 */
/* SMC - Register instance definitions */
/* SMC */
#define SMC PMPROT
                                                SMC PMPROT REG(SMC)
#define SMC PMCTRL
                                                SMC PMCTRL REG(SMC)
#define SMC STOPCTRL
                                                SMC STOPCTRL REG(SMC)
#define SMC PMSTAT
                                                SMC PMSTAT REG(SMC)
```

```
/*!
* @ }
*/ /* end of group SMC Register Accessor Macros */
/*!
* @ }
*/ /* end of group SMC Peripheral Access Layer */
/* -----
  -- SPI Peripheral Access Layer
---- */
/*!
* @addtogroup SPI Peripheral Access Layer SPI Peripheral Access Layer
* @ {
* /
/** SPI - Register Layout Typedef */
typedef struct {
 IO uint8 t C1;
                                            /**< SPI control
register 1, offset: 0x0 */
 IO uint8 t C2;
                                            /**< SPI control
register 2, offset: 0x1 */
 IO uint8 t BR;
                                            /**< SPI baud rate
register, offset: 0x2 */
 IO uint8_t S;
                                            /**< SPI status
register, offset: 0x3 */
    uint8 t RESERVED 0[1];
  IO uint8 t D;
                                            /**< SPI data
register, offset: 0x5 */
     uint8_t RESERVED_1[1];
   _IO uint8_t M;
                                            /**< SPI match
register, offset: 0x7 */
} SPI_Type, *SPI_MemMapPtr;
/* -----
  -- SPI - Register accessor macros
  ______
---- */
/*!
* @addtogroup SPI Register Accessor Macros SPI - Register accessor
macros
* @ {
*/
/* SPI - Register accessors */
#define SPI C1 REG(base)
                                           ((base) ->C1)
#define SPI C2 REG(base)
                                           ((base) ->C2)
#define SPI BR REG(base)
                                           ((base) ->BR)
#define SPI S REG(base)
                                           ((base) ->S)
#define SPI D REG(base)
                                           ((base)->D)
#define SPI M REG(base)
                                           ((base) -> M)
```

```
/*!
* @ }
*/ /* end of group SPI Register Accessor Macros */
/* -----
  -- SPI Register Masks
_____ */
/*!
* @addtogroup SPI Register Masks SPI Register Masks
* @ {
*/
/* C1 Bit Fields */
#define SPI C1 LSBFE MASK
                                                 0x1u
#define SPI C1 LSBFE SHIFT
                                                 0
#define SPI C1 LSBFE WIDTH
#define SPI C1 LSBFE(x)
(((uint8 t)(((uint8 t)(x)) << SPI C1 LSBFE SHIFT)) & SPI C1 LSBFE MASK)
#define SPI C1 SSOE MASK
#define SPI C1 SSOE SHIFT
                                                 1
#define SPI C1 SSOE WIDTH
#define SPI C1 SSOE(x)
(((uint8 t)(((uint8 t)(x))<<SPI C1 SSOE SHIFT))&SPI C1 SSOE MASK)
#define SPI C1 CPHA MASK
                                                 0x4u
#define SPI C1 CPHA SHIFT
                                                 2
                                                 1
#define SPI C1 CPHA WIDTH
#define SPI C1 CPHA(x)
(((uint8 t)(((uint8 t)(x)) << SPI C1 CPHA SHIFT)) & SPI C1 CPHA MASK)
#define SPI C1 CPOL MASK
                                                 0x8u
#define SPI C1 CPOL SHIFT
                                                 3
#define SPI C1 CPOL WIDTH
                                                 1
#define SPI C1 CPOL(x)
(((uint8_t)(((uint8_t)(x)) << SPI_C1_CPOL_SHIFT)) & SPI_C1_CPOL_MASK)
#define SPI C1 MSTR MASK
                                                 0 \times 10 u
#define SPI C1 MSTR SHIFT
                                                 4
#define SPI C1 MSTR WIDTH
                                                 1
#define SPI C1 MSTR(x)
(((uint8 t) (((uint8 t) (x)) << SPI C1 MSTR SHIFT)) &SPI C1 MSTR MASK)
#define SPI C1 SPTIE MASK
                                                 0x20u
#define SPI_C1_SPTIE_SHIFT
                                                 5
#define SPI_C1_SPTIE_WIDTH
                                                 1
#define SPI C1 SPTIE(x)
(((uint8 t)(((uint8 t)(x)) << SPI C1 SPTIE SHIFT)) & SPI C1 SPTIE MASK)
#define SPI C1 SPE MASK
                                                 0x40u
#define SPI C1 SPE SHIFT
                                                 6
#define SPI C1 SPE WIDTH
#define SPI C1 SPE(x)
(((uint8 t)(((uint8 t)(x))<<SPI C1 SPE SHIFT))&SPI C1 SPE MASK)
#define SPI_C1_SPIE_MASK
                                                 0x80u
#define SPI C1 SPIE SHIFT
                                                 7
#define SPI C1 SPIE WIDTH
#define SPI C1 SPIE(x)
(((uint8 t)(((uint8 t)(x)) << SPI C1 SPIE SHIFT)) & SPI C1 SPIE MASK)
/* C2 Bit Fields */
#define SPI C2 SPC0 MASK
                                                 0x1u
```

```
#define SPI C2 SPC0 SHIFT
                                                   0
#define SPI C2 SPC0 WIDTH
                                                   1
#define SPI_C2_SPC0(x)
(((uint8 t)(((uint8 t)(x)) << SPI C2 SPC0 SHIFT)) & SPI C2 SPC0 MASK)
#define SPI C2 SPISWAI MASK
                                                   0 \times 2 11
#define SPI C2 SPISWAI SHIFT
                                                   1
#define SPI C2 SPISWAI WIDTH
                                                   1
#define SPI C2 SPISWAI(x)
(((uint8 t)(((uint8 t)(x)) << SPI C2 SPISWAI SHIFT)) & SPI C2 SPISWAI MASK)
#define SPI C2 RXDMAE MASK
                                                   0x4u
#define SPI C2 RXDMAE SHIFT
                                                   2
#define SPI_C2_RXDMAE_WIDTH
                                                   1
#define SPI C2 RXDMAE(x)
(((uint8 t)(((uint8 t)(x)) << SPI C2 RXDMAE SHIFT)) & SPI C2 RXDMAE MASK)
#define SPI C2 BIDIROE MASK
                                                   0x8u
#define SPI C2 BIDIROE SHIFT
                                                   3
#define SPI C2 BIDIROE WIDTH
#define SPI C2 BIDIROE(x)
(((uint8 t)(((uint8 t)(x)) << SPI C2 BIDIROE SHIFT)) & SPI C2 BIDIROE MASK)
#define SPI C2 MODFEN MASK
                                                   0x10u
#define SPI C2 MODFEN SHIFT
                                                   4
                                                   1
#define SPI C2 MODFEN WIDTH
#define SPI C2 MODFEN(x)
(((uint8 t)(((uint8 t)(x)) << SPI C2 MODFEN SHIFT)) & SPI C2 MODFEN MASK)
#define SPI C2 TXDMAE MASK
                                                   0x20u
#define SPI C2 TXDMAE SHIFT
                                                   5
#define SPI C2 TXDMAE WIDTH
                                                   1
#define SPI C2 TXDMAE(x)
(((uint8 t)(((uint8 t)(x))<<SPI C2 TXDMAE SHIFT))&SPI C2 TXDMAE MASK)
#define SPI C2 SPMIE MASK
                                                   0x80u
                                                   7
#define SPI C2 SPMIE SHIFT
#define SPI C2 SPMIE WIDTH
#define SPI C2 SPMIE(x)
(((uint8 t) (((uint8 t)(x)) << SPI C2 SPMIE SHIFT)) & SPI C2 SPMIE MASK)
/* BR Bit Fields */
#define SPI BR SPR MASK
                                                   0xFu
#define SPI_BR_SPR_SHIFT
                                                   0
#define SPI_BR_SPR_WIDTH
#define SPI BR SPR(x)
(((uint8 t)(((uint8 t)(x)) << SPI BR SPR SHIFT)) &SPI BR SPR MASK)
#define SPI BR SPPR MASK
#define SPI BR SPPR SHIFT
                                                   4
#define SPI BR SPPR WIDTH
                                                   3
#define SPI BR SPPR(x)
(((uint8_t)(((uint8_t)(x))<<SPI_BR_SPPR_SHIFT))&SPI_BR_SPPR_MASK)
/* S Bit Fields */
#define SPI S MODF MASK
                                                   0x10u
#define SPI S MODF SHIFT
                                                   4
#define SPI S MODF WIDTH
#define SPI S MODF(x)
(((uint8 t)(((uint8 t)(x))<<SPI S MODF SHIFT))&SPI S MODF MASK)
#define SPI S SPTEF MASK
                                                   0x20u
#define SPI_S_SPTEF_SHIFT
                                                   5
#define SPI_S_SPTEF_WIDTH
                                                   1
#define SPI S SPTEF(x)
(((uint8 t)(((uint8 t)(x)) << SPI S SPTEF SHIFT)) & SPI S SPTEF MASK)
#define SPI S SPMF MASK
                                                   0x40u
#define SPI S SPMF SHIFT
                                                   6
#define SPI S SPMF WIDTH
                                                   1
```

```
#define SPI S SPMF(x)
(((uint8_t)(((uint8_t)(x))<<SPI_S_SPMF_SHIFT))&SPI_S_SPMF_MASK)</pre>
#define SPI_S_SPRF_MASK
#define SPI_S_SPRF_SHIFT
                                                 7
#define SPI S SPRF WIDTH
                                                 1
#define SPI S SPRF(x)
(((uint8 t)(((uint8 t)(x)) << SPI S SPRF SHIFT)) & SPI S SPRF MASK)
/* D Bit Fields */
#define SPI D Bits MASK
                                                 0xFFu
#define SPI D Bits_SHIFT
                                                 \cap
#define SPI D Bits WIDTH
                                                 8
#define SPI D Bits(x)
(((uint8 t)(((uint8 t)(x))<<SPI D Bits SHIFT))&SPI D Bits MASK)
/* M Bit Fields */
#define SPI M Bits MASK
                                                0xFFu
#define SPI M Bits SHIFT
                                                 0
#define SPI M Bits WIDTH
#define SPI M Bits(x)
(((uint8 t)(((uint8 t)(x))<<SPI M Bits SHIFT))&SPI M Bits MASK)
/*!
* @}
*/ /* end of group SPI Register Masks */
/* SPI - Peripheral instance base addresses */
/** Peripheral SPIO base address */
#define SPI0 BASE
                                                 (0x40076000u)
/** Peripheral SPIO base pointer */
#define SPI0
                                                 ((SPI Type *)SPIO BASE)
                                                 (SPIO)
#define SPIO BASE PTR
/** Peripheral SPI1 base address */
#define SPI1 BASE
                                                 (0x40077000u)
/** Peripheral SPI1 base pointer */
                                                 ((SPI Type *)SPI1 BASE)
#define SPI1
#define SPI1 BASE PTR
                                                 (SPI1)
/** Array initializer of SPI peripheral base addresses */
#define SPI BASE ADDRS
                                                { SPIO BASE, SPI1 BASE }
/** Array initializer of SPI peripheral base pointers */
#define SPI BASE PTRS
                                                { SPIO, SPI1 }
/* -----
  -- SPI - Register accessor macros
----- */
/*!
* @addtogroup SPI Register Accessor Macros SPI - Register accessor
macros
 * @ {
 */
/* SPI - Register instance definitions */
/* SPIO */
#define SPI0 C1
                                                SPI C1 REG(SPIO)
#define SPI0 C2
                                                SPI C2 REG(SPI0)
#define SPI0 BR
                                                SPI BR REG(SPI0)
#define SPI0 S
                                                SPI S REG(SPI0)
```

```
#define SPI0 D
                                            SPI D REG(SPI0)
                                            SPI M REG(SPI0)
#define SPI0 M
/* SPI1 */
#define SPI1 C1
                                            SPI C1 REG(SPI1)
#define SPI1 C2
                                            SPI C2 REG(SPI1)
#define SPI1 BR
                                            SPI BR REG(SPI1)
                                            SPI S REG(SPI1)
#define SPI1 S
#define SPI1 D
                                            SPI D REG(SPI1)
#define SPI1 M
                                            SPI M REG(SPI1)
/*!
* @ }
^{*}/ /* end of group SPI Register Accessor Macros ^{*}/
/*!
* @ }
 ^{*}/ /* end of group SPI Peripheral Access Layer ^{*}/
/* -----
_____
  -- TPM Peripheral Access Layer
---- */
* @addtogroup TPM Peripheral Access Layer TPM Peripheral Access Layer
 * @ {
/** TPM - Register Layout Typedef */
typedef struct {
 IO uint32 t SC;
                                              /**< Status and
Control, offset: 0x0 */
  IO uint32 t CNT;
                                              /**< Counter, offset:
0x4 */
   _IO uint32 t MOD;
                                              /**< Modulo, offset:
0x8 */
                                              /* offset: 0xC, array
 struct {
step: 0x8 */
  IO uint32 t CnSC;
                                                /**< Channel (n)</pre>
Status and Control, array offset: 0xC, array step: 0x8 */
__IO uint32_t CnV;
Value, array offset: 0x10, array step: 0x8 */
                                                /**< Channel (n)</pre>
 } CONTROLS[6];
     uint8_t RESERVED_0[20];
                                             /**< Capture and
  IO uint32 t STATUS;
Compare Status, offset: 0x50 */
     uint8 t RESERVED 1[48];
  IO uint32 t CONF;
                                              /**< Configuration,
offset: 0x84 \times /
} TPM Type, *TPM MemMapPtr;
/* -----
  -- TPM - Register accessor macros
  ______
---- */
```

```
* @addtogroup TPM Register Accessor Macros TPM - Register accessor
macros
 * @ {
 */
/* TPM - Register accessors */
#define TPM SC REG(base)
                                                   ((base) ->SC)
#define TPM CNT REG(base)
                                                   ((base) ->CNT)
#define TPM MOD REG(base)
                                                   ((base)->MOD)
#define TPM CnSC REG(base,index)
                                                   ((base) -
>CONTROLS[index].CnSC)
#define TPM CnSC COUNT
                                                   6
#define TPM CnV REG(base,index)
                                                   ((base)-
>CONTROLS[index].CnV)
#define TPM CnV COUNT
#define TPM STATUS REG(base)
                                                   ((base)->STATUS)
#define TPM CONF REG(base)
                                                   ((base)->CONF)
/ * !
* @}
 ^{*}/ /* end of group TPM Register Accessor Macros ^{*}/
_____
   -- TPM Register Masks
---- */
/*!
 * @addtogroup TPM Register Masks TPM Register Masks
 * @ {
 */
/* SC Bit Fields */
#define TPM_SC_PS_MASK
                                                   0x7u
#define TPM SC PS SHIFT
                                                   \cap
#define TPM SC PS WIDTH
\#define TPM SC PS(x)
(((uint32 t)(((uint32 t)(x)) << TPM SC PS SHIFT)) & TPM SC PS MASK)
#define TPM SC CMOD MASK
                                                   0×1811
#define TPM SC CMOD SHIFT
                                                   3
#define TPM_SC_CMOD_WIDTH
#define TPM_SC_CMOD(x)
(((uint32 t)(((uint32 t)(x))<<TPM SC CMOD SHIFT))&TPM SC CMOD MASK)
#define TPM SC CPWMS MASK
                                                   0x20u
#define TPM SC CPWMS SHIFT
                                                   5
#define TPM SC CPWMS WIDTH
                                                   1
#define TPM_SC_CPWMS(x)
(((uint32 t)(((uint32 t)(x))<<TPM SC CPWMS SHIFT))&TPM SC CPWMS MASK)
#define TPM_SC_TOIE_MASK
                                                  0x40u
#define TPM_SC_TOIE_SHIFT
#define TPM_SC_TOIE_WIDTH
                                                   1
#define TPM SC TOIE(x)
(((uint32 t)(((uint32 t)(x))<<TPM SC TOIE SHIFT))&TPM SC TOIE MASK)
#define TPM SC TOF MASK
                                                   0x80u
#define TPM SC TOF SHIFT
                                                   7
#define TPM SC TOF WIDTH
                                                   1
```

```
#define TPM SC TOF(x)
(((uint32_t)((uint32_t)(x))<<TPM_SC_TOF_SHIFT))&TPM_SC_TOF_MASK)
#define TPM_SC_DMA_MASK
                                                  0x100u
#define TPM_SC_DMA_SHIFT
#define TPM SC DMA WIDTH
                                                  1
#define TPM SC DMA(x)
(((uint32 t)(((uint32 t)(x))<<TPM SC DMA SHIFT))&TPM SC DMA MASK)
/* CNT Bit Fields */
#define TPM CNT COUNT MASK
                                                  0xFFFFu
#define TPM CNT COUNT SHIFT
                                                  \cap
#define TPM CNT COUNT WIDTH
                                                  16
#define TPM CNT COUNT(x)
(((uint32 t)(((uint32 t)(x))<<TPM CNT COUNT SHIFT))&TPM CNT COUNT MASK)
/* MOD Bit Fields */
#define TPM MOD MOD MASK
                                                  0xFFFFu
#define TPM MOD MOD SHIFT
                                                  0
#define TPM MOD MOD WIDTH
                                                  16
#define TPM MOD MOD(x)
(((uint32 t)(((uint32 t)(x))<<TPM MOD MOD SHIFT))&TPM MOD MOD MASK)
/* CnSC Bit Fields */
#define TPM CnSC DMA MASK
                                                  0x1u
#define TPM CnSC DMA SHIFT
                                                  \cap
#define TPM CnSC DMA WIDTH
                                                  1
#define TPM CnSC DMA(x)
(((uint32 t)(((uint32 t)(x))<<TPM CnSC DMA SHIFT))&TPM_CnSC_DMA_MASK)
#define TPM CnSC ELSA MASK
                                                  0 \times 411
#define TPM CnSC ELSA SHIFT
                                                  2
#define TPM CnSC ELSA WIDTH
#define TPM CnSC ELSA(x)
(((uint32 t)(((uint32 t)(x))<<TPM CnSC ELSA SHIFT))&TPM CnSC ELSA MASK)
#define TPM CnSC ELSB MASK
                                                  0x8u
#define TPM CnSC ELSB SHIFT
                                                   3
#define TPM CnSC ELSB WIDTH
                                                  1
#define TPM CnSC ELSB(x)
(((uint32 t)(((uint32 t)(x)) << TPM CnSC ELSB SHIFT))&TPM CnSC ELSB MASK)
#define TPM CnSC MSA MASK
                                                  0x10u
#define TPM_CnSC_MSA_SHIFT
#define TPM_CnSC_MSA_WIDTH
#define TPM CnSC MSA(x)
(((uint32 t)(((uint32 t)(x))<<TPM CnSC MSA SHIFT))&TPM CnSC MSA MASK)
#define TPM CnSC MSB MASK
                                                  0x20u
#define TPM CnSC MSB SHIFT
                                                   5
#define TPM CnSC MSB WIDTH
                                                   1
#define TPM CnSC MSB(x)
(((uint32_t)(((uint32_t)(x))<<TPM CnSC MSB SHIFT))&TPM CnSC MSB MASK)
#define TPM_CnSC_CHIE_MASK
                                                  0x40u
#define TPM CnSC CHIE SHIFT
                                                   6
#define TPM CnSC CHIE_WIDTH
                                                  1
#define TPM CnSC CHIE(x)
(((uint32 t)(((uint32 t)(x)) << TPM CnSC CHIE SHIFT))&TPM CnSC CHIE MASK)
#define TPM CnSC CHF MASK
                                                  0x80u
#define TPM CnSC CHF SHIFT
                                                  7
#define TPM_CnSC_CHF_WIDTH
                                                  1
#define TPM_CnSC_CHF(x)
(((uint32 t)(((uint32 t)(x))<<TPM CnSC CHF SHIFT))&TPM CnSC CHF MASK)
/* CnV Bit Fields */
#define TPM CnV VAL MASK
                                                  0xFFFFu
#define TPM CnV VAL SHIFT
                                                  0
#define TPM CnV VAL WIDTH
                                                  16
```

```
#define TPM CnV VAL(x)
(((uint32 t)(((uint32 t)(x))<<TPM CnV VAL SHIFT))&TPM CnV VAL MASK)
/* STATUS Bit Fields */
#define TPM_STATUS_CHOF_MASK
                                                  0x1u
#define TPM STATUS CHOF SHIFT
                                                  0
                                                  1
#define TPM STATUS CHOF WIDTH
#define TPM STATUS CHOF(x)
(((uint32 t)(((uint32 t)(x))<<TPM STATUS CHOF SHIFT))&TPM STATUS CHOF MAS
#define TPM STATUS CH1F MASK
                                                  0x2u
#define TPM STATUS CH1F SHIFT
                                                  1
#define TPM STATUS CH1F WIDTH
                                                   1
#define TPM STATUS CH1F(x)
(((uint32 t)(((uint32 t)(x))<<TPM STATUS CH1F SHIFT))&TPM STATUS CH1F MAS
K)
#define TPM STATUS CH2F MASK
                                                  0x4u
#define TPM STATUS CH2F SHIFT
                                                  2
#define TPM STATUS CH2F WIDTH
                                                  1
#define TPM STATUS CH2F(x)
(((uint32 t)(((uint32 t)(x))<<TPM STATUS CH2F SHIFT))&TPM STATUS CH2F MAS
K)
#define TPM STATUS CH3F MASK
                                                  0x8u
#define TPM STATUS CH3F SHIFT
                                                   3
#define TPM STATUS CH3F WIDTH
                                                  1
#define TPM STATUS CH3F(x)
(((uint32 t)(((uint32 t)(x))<<TPM STATUS CH3F SHIFT))&TPM STATUS CH3F MAS
K)
#define TPM STATUS CH4F MASK
                                                  0x10u
#define TPM STATUS CH4F SHIFT
                                                   4
#define TPM STATUS CH4F WIDTH
#define TPM STATUS CH4F(x)
(((uint32_t)(((uint32_t)(x)) << TPM STATUS CH4F SHIFT)) & TPM STATUS CH4F MAS
#define TPM STATUS CH5F MASK
                                                  0x20u
#define TPM STATUS CH5F SHIFT
                                                  5
#define TPM STATUS CH5F WIDTH
                                                   1
#define TPM STATUS CH5F(x)
(((uint32 t)(((uint32 t)(x))<<TPM STATUS CH5F SHIFT))&TPM STATUS CH5F MAS
#define TPM STATUS TOF MASK
                                                  0x100u
#define TPM STATUS TOF SHIFT
                                                  8
#define TPM STATUS TOF WIDTH
                                                  1
#define TPM STATUS TOF(x)
(((uint32 t)(((uint32 t)(x)) << TPM STATUS TOF SHIFT))&TPM STATUS TOF MASK)
/* CONF Bit Fields */
#define TPM_CONF_DOZEEN_MASK
                                                  0x20u
#define TPM CONF DOZEEN SHIFT
                                                  5
                                                  1
#define TPM CONF DOZEEN WIDTH
#define TPM CONF DOZEEN(x)
(((uint32 t)(((uint32 t)(x))<<TPM CONF DOZEEN SHIFT))&TPM CONF DOZEEN MAS
K)
#define TPM CONF DBGMODE MASK
                                                  0xC0u
#define TPM_CONF_DBGMODE_SHIFT
                                                   6
#define TPM_CONF_DBGMODE_WIDTH
                                                   2
#define TPM CONF DBGMODE(x)
(((uint32 t)(((uint32 t)(x))<<TPM CONF DBGMODE SHIFT))&TPM CONF DBGMODE M
ASK)
#define TPM CONF GTBEEN MASK
                                                  0x200u
#define TPM CONF GTBEEN SHIFT
                                                  9
#define TPM CONF GTBEEN WIDTH
                                                  1
```

```
#define TPM CONF GTBEEN(x)
(((uint32 t)(((uint32 t)(x))<<TPM CONF GTBEEN SHIFT))&TPM CONF GTBEEN MAS
#define TPM CONF CSOT MASK
                                                 0x10000u
#define TPM CONF CSOT SHIFT
                                                 16
#define TPM CONF CSOT WIDTH
#define TPM CONF CSOT(x)
(((uint32 t)(((uint32 t)(x)) << TPM CONF CSOT SHIFT))&TPM CONF CSOT MASK)
#define TPM CONF CSOO MASK
                                                 0x2000011
#define TPM CONF CSOO SHIFT
                                                 17
#define TPM CONF CSOO WIDTH
#define TPM CONF CSOO(x)
(((uint32 t)(((uint32 t)(x)) <TPM CONF CSOO SHIFT))&TPM CONF CSOO MASK)
#define TPM CONF CROT MASK
                                                0x40000u
#define TPM CONF CROT SHIFT
                                                 18
#define TPM CONF CROT WIDTH
                                                 1
#define TPM CONF CROT(x)
(((uint32 t)(((uint32 t)(x)) << TPM CONF CROT SHIFT)) & TPM CONF CROT MASK)
#define TPM_CONF_TRGSEL_MASK
#define TPM_CONF_TRGSEL_SHIFT
                                                0xF000000u
                                                 24
#define TPM_CONF_TRGSEL_WIDTH
#define TPM CONF TRGSEL(x)
(((uint32 t)(((uint32 t)(x)) << TPM CONF TRGSEL SHIFT))&TPM CONF TRGSEL MAS
/ * !
* @}
*/ /* end of group TPM Register Masks */
/* TPM - Peripheral instance base addresses */
/** Peripheral TPMO base address */
#define TPM0 BASE
                                                 (0x40038000u)
/** Peripheral TPMO base pointer */
#define TPM0
                                                 ((TPM Type *)TPM0 BASE)
#define TPM0 BASE PTR
                                                 (TPM0)
/** Peripheral TPM1 base address */
                                                 (0x40039000u)
#define TPM1 BASE
/** Peripheral TPM1 base pointer */
#define TPM1
                                                 ((TPM Type *)TPM1 BASE)
#define TPM1 BASE PTR
                                                 (TPM1)
/** Peripheral TPM2 base address */
#define TPM2 BASE
                                                 (0x4003A000u)
/** Peripheral TPM2 base pointer */
#define TPM2
                                                 ((TPM Type *)TPM2 BASE)
#define TPM2_BASE_PTR
                                                 (TPM2)
/** Array initializer of TPM peripheral base addresses */
#define TPM BASE ADDRS
                                                 { TPMO BASE, TPM1 BASE,
TPM2 BASE }
/** Array initializer of TPM peripheral base pointers */
#define TPM BASE PTRS
                                                 { TPM0, TPM1, TPM2 }
/* -----
   -- TPM - Register accessor macros
---- */
/*!
```

```
* @addtogroup TPM Register Accessor Macros TPM - Register accessor
macros
 * @ {
 */
/* TPM - Register instance definitions */
/* TPM0 */
#define TPM0 SC
                                                   TPM SC REG(TPM0)
#define TPM0 CNT
                                                   TPM CNT REG(TPM0)
#define TPM0 MOD
                                                   TPM MOD REG(TPM0)
#define TPM0 COSC
                                                   TPM CnSC REG(TPM0,0)
#define TPM0_COV
                                                   TPM CnV REG(TPM0,0)
#define TPM0 C1SC
                                                   TPM CnSC REG(TPM0,1)
#define TPM0 C1V
                                                   TPM CnV REG(TPM0,1)
                                                   TPM CnSC REG(TPM0,2)
#define TPM0 C2SC
#define TPM0 C2V
                                                   TPM CnV REG(TPM0,2)
#define TPM0 C3SC
                                                   TPM CnSC REG(TPM0,3)
#define TPM0 C3V
                                                   TPM CnV REG(TPM0,3)
                                                   TPM CnSC REG(TPM0, 4)
#define TPM0 C4SC
#define TPM0 C4V
                                                   TPM CnV REG(TPM0,4)
#define TPM0 C5SC
                                                   TPM CnSC REG(TPM0,5)
                                                   TPM CnV REG(TPM0,5)
#define TPM0 C5V
                                                   TPM STATUS REG(TPM0)
#define TPM0 STATUS
#define TPM0 CONF
                                                   TPM CONF REG(TPM0)
/* TPM1 */
#define TPM1 SC
                                                   TPM SC REG(TPM1)
#define TPM1 CNT
                                                   TPM CNT REG(TPM1)
#define TPM1 MOD
                                                   TPM MOD REG(TPM1)
#define TPM1 COSC
                                                   TPM CnSC REG(TPM1,0)
#define TPM1_COV
                                                   TPM CnV REG(TPM1,0)
                                                   TPM CnSC REG(TPM1, 1)
#define TPM1 C1SC
#define TPM1 C1V
                                                   TPM CnV REG(TPM1,1)
#define TPM1 STATUS
                                                   TPM STATUS REG(TPM1)
#define TPM1 CONF
                                                   TPM CONF REG(TPM1)
/* TPM2 */
#define TPM2 SC
                                                   TPM SC REG(TPM2)
#define TPM2_CNT
                                                   TPM CNT REG(TPM2)
#define TPM2 MOD
                                                   TPM MOD REG(TPM2)
                                                   TPM CnSC REG(TPM2,0)
#define TPM2 COSC
#define TPM2 COV
                                                   TPM CnV REG(TPM2,0)
#define TPM2 C1SC
                                                   TPM CnSC REG(TPM2, 1)
#define TPM2 C1V
                                                   TPM CnV REG(TPM2,1)
#define TPM2 STATUS
                                                   TPM STATUS REG(TPM2)
#define TPM2 CONF
                                                   TPM CONF REG(TPM2)
/* TPM - Register array accessors */
#define TPM0 CnSC(index)
                                                  TPM CnSC REG(TPM0, index)
#define TPM1 CnSC(index)
                                                  TPM CnSC REG(TPM1, index)
#define TPM2 CnSC(index)
                                                  TPM CnSC REG(TPM2, index)
#define TPM0 CnV(index)
                                                  TPM CnV REG(TPM0, index)
#define TPM1 CnV(index)
                                                  TPM CnV REG(TPM1, index)
#define TPM2 CnV(index)
                                                  TPM CnV REG(TPM2, index)
/*!
 * (a)
^{\star}/ /* end of group TPM Register Accessor Macros ^{\star}/
```

```
* @ }
*/ /* end of group TPM Peripheral Access Layer */
/* -----
 -- TSI Peripheral Access Layer
  _____
---- */
/*!
* @addtogroup TSI Peripheral Access Layer TSI Peripheral Access Layer
* @ {
*/
/** TSI - Register Layout Typedef */
typedef struct {
 IO uint32 t GENCS;
                                    /**< TSI General
Control and Status Register, offset: 0x0 */
 IO uint32 t DATA;
                                     /**< TSI DATA
Register, offset: 0x4 */
 IO uint32 t TSHD;
                                     /**< TSI Threshold
Register, offset: 0x8 */
} TSI Type, *TSI MemMapPtr;
/* -----
  -- TSI - Register accessor macros
  ______
---- */
/*!
* @addtogroup TSI Register Accessor Macros TSI - Register accessor
macros
* @ {
*/
/* TSI - Register accessors */
#define TSI GENCS REG(base)
                                   ((base)->GENCS)
#define TSI DATA REG(base)
                                   ((base)->DATA)
#define TSI TSHD REG(base)
                                    ((base) ->TSHD)
/*!
* @ }
*/ /* end of group TSI Register Accessor Macros */
/* -----
 -- TSI Register Masks
  ______
----- */
* @addtogroup TSI Register Masks TSI Register Masks
* @ {
* /
/* GENCS Bit Fields */
```

```
#define TSI GENCS CURSW_MASK
                                                  0x2u
#define TSI GENCS CURSW SHIFT
                                                  1
#define TSI_GENCS_CURSW_WIDTH
                                                  1
#define TSI_GENCS_CURSW(x)
(((uint32 t)(((uint32 t)(x)) << TSI GENCS CURSW SHIFT))&TSI GENCS CURSW MAS
#define TSI GENCS EOSF MASK
                                                  0x4u
#define TSI GENCS EOSF SHIFT
#define TSI GENCS EOSF WIDTH
                                                  1
#define TSI GENCS EOSF(x)
(((uint32 t)(((uint32 t)(x)) <<TSI GENCS EOSF SHIFT))&TSI GENCS EOSF MASK)
#define TSI_GENCS_SCNIP_MASK
                                                  0x8u
#define TSI GENCS SCNIP SHIFT
                                                   3
                                                  1
#define TSI GENCS SCNIP WIDTH
#define TSI GENCS SCNIP(x)
(((uint32 t)(((uint32 t)(x)) << TSI GENCS SCNIP SHIFT))&TSI GENCS SCNIP MAS
#define TSI GENCS STM MASK
                                                  0x10u
#define TSI GENCS STM SHIFT
                                                   4
#define TSI GENCS STM WIDTH
                                                   1
#define TSI GENCS STM(x)
(((uint32 t)(((uint32 t)(x)) << TSI GENCS STM SHIFT))&TSI GENCS STM MASK)
#define TSI GENCS STPE MASK
                                                  0x20u
#define TSI GENCS STPE SHIFT
                                                  5
#define TSI GENCS STPE WIDTH
                                                  1
#define TSI GENCS STPE(x)
(((uint32 t)(((uint32 t)(x)) << TSI GENCS STPE SHIFT)) & TSI GENCS STPE MASK)
#define TSI GENCS TSIIEN MASK
                                                  0x40u
#define TSI GENCS TSIIEN SHIFT
#define TSI GENCS TSIIEN WIDTH
#define TSI GENCS TSIIEN(x)
(((uint32 t)(((uint32 t)(x))<<TSI GENCS TSIIEN SHIFT))&TSI GENCS TSIIEN M
ASK)
#define TSI GENCS TSIEN MASK
                                                  0x80u
#define TSI GENCS TSIEN SHIFT
                                                  7
#define TSI GENCS TSIEN WIDTH
                                                  1
#define TSI_GENCS_TSIEN(x)
(((uint32 t)(((uint32 t)(x)) << TSI GENCS TSIEN SHIFT))&TSI GENCS TSIEN MAS
#define TSI GENCS NSCN MASK
                                                  0x1F00u
#define TSI GENCS NSCN SHIFT
                                                  8
#define TSI GENCS NSCN WIDTH
                                                   5
#define TSI GENCS NSCN(x)
(((uint32 t)(((uint32 t)(x)) << TSI GENCS NSCN SHIFT))&TSI GENCS NSCN MASK)
#define TSI_GENCS_PS_MASK
                                                  0xE000u
#define TSI_GENCS_PS_SHIFT
                                                  13
#define TSI GENCS PS WIDTH
#define TSI GENCS PS(x)
(((uint32 t)(((uint32 t)(x)) << TSI GENCS PS SHIFT)) & TSI GENCS PS MASK)
#define TSI GENCS EXTCHRG MASK
                                                  0x70000u
#define TSI GENCS EXTCHRG SHIFT
                                                  16
#define TSI GENCS EXTCHRG WIDTH
                                                  3
#define TSI GENCS EXTCHRG(x)
(((uint32 t)(((uint32 t)(x)) << TSI GENCS EXTCHRG SHIFT))&TSI GENCS EXTCHRG
MASK)
#define TSI GENCS DVOLT MASK
                                                  0x180000u
                                                  19
#define TSI GENCS DVOLT SHIFT
#define TSI GENCS DVOLT WIDTH
                                                  2
```

```
#define TSI GENCS DVOLT(x)
(((uint32 t)(((uint32 t)(x)) <<TSI GENCS DVOLT SHIFT))&TSI GENCS DVOLT MAS
#define TSI GENCS REFCHRG MASK
                                                  0xE00000u
#define TSI GENCS REFCHRG SHIFT
                                                  21
#define TSI GENCS REFCHRG WIDTH
#define TSI GENCS REFCHRG(x)
(((uint32 t)(((uint32 t)(x)) << TSI GENCS REFCHRG SHIFT))&TSI GENCS REFCHRG
#define TSI GENCS MODE MASK
                                                  0xF000000u
#define TSI GENCS MODE SHIFT
                                                  24
#define TSI_GENCS_MODE_WIDTH
                                                  4
#define TSI_GENCS_MODE(x)
(((uint32 t)(((uint32 t)(x))<<TSI GENCS MODE SHIFT))&TSI GENCS MODE MASK)
#define TSI GENCS ESOR MASK
                                                  0x10000000u
#define TSI GENCS ESOR SHIFT
                                                  28
#define TSI GENCS ESOR WIDTH
#define TSI GENCS ESOR(x)
(((uint32 t)(((uint32 t)(x))<<TSI GENCS ESOR SHIFT))&TSI GENCS ESOR MASK)
#define TSI GENCS OUTRGF MASK
                                                0x80000000u
#define TSI GENCS OUTRGF SHIFT
                                                  31
#define TSI GENCS OUTRGF WIDTH
#define TSI GENCS OUTRGF(x)
(((uint32 t)(((uint32 t)(x))<<TSI GENCS OUTRGF SHIFT))&TSI GENCS OUTRGF M
ASK)
/* DATA Bit Fields */
#define TSI DATA TSICNT MASK
                                                  0xFFFFu
#define TSI DATA TSICNT SHIFT
#define TSI DATA TSICNT WIDTH
                                                  16
#define TSI DATA TSICNT(x)
(((uint32 t)(((uint32 t)(x))<<TSI DATA TSICNT SHIFT))&TSI DATA TSICNT MAS
#define TSI DATA SWTS MASK
                                                  0x400000u
#define TSI DATA SWTS SHIFT
                                                  22
#define TSI DATA SWTS WIDTH
                                                  1
#define TSI DATA SWTS(x)
(((uint32 t)(((uint32 t)(x))<<TSI DATA SWTS SHIFT))&TSI DATA SWTS MASK)
#define TSI_DATA_DMAEN_MASK
                                                  0x800000u
#define TSI_DATA_DMAEN_SHIFT
                                                  23
#define TSI DATA DMAEN WIDTH
                                                  1
#define TSI DATA DMAEN(x)
(((uint32 t)(((uint32 t)(x))<<TSI DATA DMAEN SHIFT))&TSI DATA DMAEN MASK)
#define TSI DATA TSICH MASK
                                                  0xF0000000u
#define TSI DATA TSICH SHIFT
                                                  2.8
#define TSI_DATA_TSICH_WIDTH
#define TSI_DATA_TSICH(x)
(((uint32 t)(((uint32 t)(x)) << TSI DATA TSICH SHIFT)) & TSI DATA TSICH MASK)
/* TSHD Bit Fields */
#define TSI TSHD THRESL MASK
                                                  0xFFFFu
#define TSI TSHD THRESL SHIFT
                                                  0
#define TSI TSHD THRESL WIDTH
                                                  16
#define TSI TSHD THRESL(x)
(((uint32 t) (((uint32 t)(x)) <<TSI TSHD THRESL SHIFT))&TSI TSHD THRESL MAS
#define TSI_TSHD_THRESH_MASK
                                                  0xFFFF0000u
#define TSI TSHD THRESH SHIFT
                                                  16
#define TSI TSHD THRESH WIDTH
                                                  16
#define TSI TSHD THRESH(x)
(((uint32 t)(((uint32 t)(x)) << TSI TSHD THRESH SHIFT)) &TSI TSHD THRESH MAS
K)
```

```
/*!
* @ }
 */ /* end of group TSI Register Masks */
/* TSI - Peripheral instance base addresses */
/** Peripheral TSIO base address */
#define TSI0 BASE
                                               (0x40045000u)
/** Peripheral TSIO base pointer */
#define TSI0
                                               ((TSI Type *)TSI0 BASE)
#define TSI0 BASE PTR
                                               (TSIO)
/** Array initializer of TSI peripheral base addresses */
#define TSI BASE ADDRS
                                              { TSIO BASE }
/** Array initializer of TSI peripheral base pointers */
#define TSI BASE PTRS
/* -----
  -- TSI - Register accessor macros
---- */
/*!
 * @addtogroup TSI Register Accessor Macros TSI - Register accessor
macros
* @ {
 */
/* TSI - Register instance definitions */
/* TSI0 */
#define TSI0 GENCS
                                               TSI GENCS REG(TSI0)
#define TSIO DATA
                                               TSI DATA REG(TSIO)
#define TSI0 TSHD
                                               TSI TSHD REG(TSI0)
/*!
 * @ }
 */ /* end of group TSI Register Accessor Macros */
/*!
* @ }
 */ /* end of group TSI Peripheral Access Layer */
  -- UART Peripheral Access Layer
---- */
 * @addtogroup UART Peripheral Access Layer UART Peripheral Access Layer
 * @ {
 * /
/** UART - Register Layout Typedef */
typedef struct {
```

```
__IO uint8_t BDH;
                                               /**< UART Baud Rate
Register: High, offset: 0x0 */
  __IO uint8 t BDL;
                                               /**< UART Baud Rate
Register: Low, offset: 0x1 */
  IO uint8 t C1;
                                                /**< UART Control
Register 1, offset: 0x2 */
 IO uint8 t C2;
                                                /**< UART Control
Register 2, offset: 0x3 */
 I uint8 t S1;
                                               /**< UART Status
Register 1, offset: 0x4 */
                                               /**< UART Status
 IO uint8 t S2;
Register 2, offset: 0x5 */
 IO uint8 t C3;
                                               /**< UART Control
Register 3, offset: 0x6 */
                                               /**< UART Data
 IO uint8 t D;
Register, offset: 0x7 */
 IO uint8 t C4;
                                               /**< UART Control
Register 4, offset: 0x8 */
} UART Type, *UART MemMapPtr;
_____
  -- UART - Register accessor macros
---- */
* @addtogroup UART Register Accessor Macros UART - Register accessor
macros
* @ {
*/
/* UART - Register accessors */
#define UART BDH REG(base)
                                              ((base)->BDH)
#define UART BDL REG(base)
                                              ((base)->BDL)
#define UART_C1_REG(base)
                                              ((base) ->C1)
#define UART_C2_REG(base)
                                              ((base) -> C2)
#define UART_S1_REG(base)
                                              ((base) -> S1)
#define UART S2 REG(base)
                                              ((base) -> S2)
#define UART C3 REG(base)
                                              ((base) -> C3)
#define UART D REG(base)
                                              ((base) ->D)
#define UART C4 REG(base)
                                              ((base) -> C4)
/*!
* @ }
 */ /* end of group UART Register Accessor Macros */
/* -----
  -- UART Register Masks
  ______
---- */
/*!
 * @addtogroup UART Register Masks UART Register Masks
 * @ {
 * /
```

```
/* BDH Bit Fields */
#define UART BDH SBR MASK
                                                   0x1Fu
#define UART_BDH_SBR_SHIFT
#define UART_BDH_SBR_WIDTH
#define UART BDH SBR(x)
(((uint8 t)(((uint8 t)(x)) << UART BDH SBR SHIFT)) &UART BDH SBR MASK)
#define UART BDH SBNS MASK
                                                   0x20u
#define UART BDH SBNS SHIFT
                                                   5
#define UART BDH SBNS WIDTH
                                                   1
#define UART BDH SBNS(x)
(((uint8 t)(((uint8 t)(x))<<UART BDH SBNS SHIFT))&UART BDH SBNS MASK)
#define UART BDH RXEDGIE MASK
                                                   0x40u
#define UART BDH RXEDGIE SHIFT
                                                   6
                                                   1
#define UART BDH RXEDGIE WIDTH
#define UART BDH RXEDGIE(x)
(((uint8 t)(((uint8 t)(x)) << UART BDH RXEDGIE SHIFT)) & UART BDH RXEDGIE MAS
#define UART BDH LBKDIE MASK
                                                   0x80u
#define UART BDH LBKDIE SHIFT
                                                   7
#define UART BDH LBKDIE WIDTH
                                                   1
#define UART_BDH_LBKDIE(x)
(((uint8 t)(((uint8 t)(x)) << UART BDH LBKDIE SHIFT)) & UART BDH LBKDIE MASK)
/* BDL Bit Fields */
#define UART BDL SBR MASK
                                                   0xFFu
#define UART BDL SBR SHIFT
                                                   \cap
#define UART BDL SBR WIDTH
                                                   8
#define UART BDL SBR(x)
(((uint8 t)(((uint8 t)(x))<<UART BDL SBR SHIFT))&UART BDL SBR MASK)
/* C1 Bit Fields */
#define UART C1 PT MASK
                                                   0x1u
                                                   0
#define UART C1 PT SHIFT
#define UART C1 PT WIDTH
#define UART C1 PT(x)
(((uint8 t)(((uint8 t)(x))<<UART C1 PT SHIFT))&UART C1 PT MASK)
#define UART C1 PE MASK
                                                   0x2u
#define UART C1 PE SHIFT
                                                   1
#define UART_C1_PE_WIDTH
                                                   1
#define UART_C1_PE(x)
(((uint8 t)(((uint8 t)(x))<<UART C1 PE SHIFT))&UART C1 PE MASK)
#define UART C1 ILT MASK
                                                   0x4u
#define UART C1 ILT SHIFT
                                                   2
#define UART C1 ILT WIDTH
                                                   1
#define UART C1 ILT(x)
(((uint8 t)(((uint8 t)(x)) << UART C1 ILT SHIFT)) & UART C1 ILT MASK)
#define UART_C1_WAKE_MASK
                                                   0x8u
#define UART_C1_WAKE_SHIFT
                                                   3
#define UART C1 WAKE WIDTH
#define UART C1 WAKE(x)
(((uint8 t)(((uint8 t)(x)) << UART C1 WAKE SHIFT)) & UART C1 WAKE MASK)
#define UART C1 M MASK
                                                   0x10u
#define UART C1 M SHIFT
                                                   4
#define UART C1 M WIDTH
                                                   1
#define UART C1 M(x)
(((uint8 t)(((uint8 t)(x)) << UART C1 M SHIFT)) & UART C1 M MASK)
#define UART C1 RSRC MASK
                                                   0 \times 20 u
#define UART C1 RSRC SHIFT
                                                   5
#define UART C1 RSRC WIDTH
                                                   1
#define UART C1 RSRC(x)
(((uint8 t)(((uint8 t)(x)) << UART C1 RSRC SHIFT)) &UART C1 RSRC MASK)
#define UART C1 UARTSWAI MASK
                                                   0x40u
```

```
#define UART C1 UARTSWAI SHIFT
                                                   6
#define UART_C1_UARTSWAI_WIDTH
#define UART_C1_UARTSWAI(x)
(((uint8_t)(((uint8_t)(x))<<UART_C1_UARTSWAI_SHIFT))&UART_C1_UARTSWAI_MAS
K)
#define UART C1 LOOPS MASK
                                                   0 \times 8011
#define UART C1 LOOPS SHIFT
                                                   7
#define UART C1 LOOPS WIDTH
                                                   1
#define UART C1 LOOPS(x)
(((uint8 t)(((uint8 t)(x)) << UART C1 LOOPS SHIFT)) & UART C1 LOOPS MASK)
/* C2 Bit Fields */
#define UART C2 SBK MASK
                                                    0x1u
#define UART C2 SBK SHIFT
                                                   0
                                                   1
#define UART C2 SBK WIDTH
#define UART C2 SBK(x)
(((uint8 t)(((uint8 t)(x)) << UART C2 SBK SHIFT)) &UART C2 SBK MASK)
#define UART C2 RWU MASK
                                                   0x2u
#define UART C2 RWU SHIFT
                                                   1
#define UART C2 RWU WIDTH
                                                   1
#define UART C2 RWU(x)
(((uint8 t)(((uint8 t)(x)) << UART C2 RWU SHIFT)) & UART C2 RWU MASK)
                                                   0x4u
#define UART C2 RE MASK
#define UART C2 RE SHIFT
                                                    2
#define UART C2 RE WIDTH
                                                    1
\#define UART C2 RE(x)
(((uint8 t)(((uint8 t)(x)) << UART C2 RE SHIFT)) & UART C2 RE MASK)
#define UART C2 TE MASK
                                                   0x8u
#define UART C2 TE SHIFT
                                                    3
#define UART_C2_TE_WIDTH
                                                    1
\#define UART C2 TE(x)
(((uint8 t)(((uint8 t)(x))<<UART C2 TE SHIFT))&UART C2 TE MASK)
#define UART C2 ILIE MASK
                                                   0x10u
#define UART C2 ILIE SHIFT
                                                    4
#define UART C2 ILIE WIDTH
#define UART C2 ILIE(x)
(((uint8 t)(((uint8 t)(x)) << UART C2 ILIE SHIFT)) &UART C2 ILIE MASK)
#define UART C2 RIE MASK
                                                   0x20u
#define UART_C2_RIE_SHIFT
                                                    5
#define UART_C2_RIE WIDTH
                                                   1
#define UART C2 RIE(x)
(((uint8 t)(((uint8 t)(x)) << UART C2 RIE SHIFT)) & UART C2 RIE MASK)
#define UART C2 TCIE MASK
                                                   0x40u
#define UART C2 TCIE SHIFT
                                                    6
#define UART C2 TCIE WIDTH
                                                   1
#define UART C2 TCIE(x)
(((uint8 t)(((uint8 t)(x)) << UART C2 TCIE SHIFT)) &UART C2 TCIE MASK)
#define UART C2 TIE MASK
                                                   0x80u
                                                   7
#define UART C2 TIE SHIFT
#define UART C2 TIE WIDTH
#define UART C2 TIE(x)
(((uint8 t)(((uint8 t)(x))<<UART C2 TIE SHIFT))&UART C2 TIE MASK)
/* S1 Bit Fields */
#define UART S1 PF MASK
                                                   0x1u
#define UART_S1_PF_SHIFT
                                                    0
#define UART_S1_PF_WIDTH
                                                    1
\#define UART S1 PF(x)
(((uint8 t)(((uint8 t)(x))<<UART S1 PF SHIFT))&UART S1 PF MASK)
#define UART S1 FE MASK
                                                   0x2u
#define UART S1 FE SHIFT
                                                   1
#define UART S1 FE WIDTH
                                                   1
```

```
\#define UART S1 FE(x)
(((uint8 t)(((uint8 t)(x))<<UART S1 FE SHIFT))&UART S1 FE MASK)
#define UART_S1_NF_MASK
#define UART_S1_NF_SHIFT
                                                   2
#define UART S1 NF WIDTH
                                                   1
\#define UART S1 NF(x)
(((uint8 t)(((uint8 t)(x))<<UART S1 NF SHIFT))&UART S1 NF MASK)
#define UART S1 OR MASK
                                                   0x8u
#define UART S1 OR SHIFT
                                                   3
#define UART S1 OR WIDTH
                                                   1
#define UART S1 OR(x)
(((uint8 t)(((uint8 t)(x)) << UART S1 OR SHIFT)) & UART S1 OR MASK)
#define UART S1 IDLE MASK
                                                   0x10u
#define UART S1 IDLE SHIFT
                                                   4
#define UART S1 IDLE_WIDTH
                                                   1
#define UART S1 IDLE(x)
(((uint8_t)(((uint8_t)(x)) << UART_S1_IDLE_SHIFT))&UART_S1_IDLE_MASK)
#define UART S1 RDRF MASK
                                                   0x20u
#define UART S1 RDRF SHIFT
                                                   5
#define UART S1 RDRF WIDTH
                                                   1
#define UART S1 RDRF(x)
(((uint8 t)(((uint8 t)(x)) << UART S1 RDRF SHIFT)) & UART S1 RDRF MASK)
#define UART S1 TC MASK
                                                   0x40u
#define UART S1 TC SHIFT
                                                   6
#define UART S1 TC WIDTH
                                                   1
#define UART S1 TC(x)
(((uint8 t)(((uint8 t)(x)) << UART S1 TC SHIFT)) & UART S1 TC MASK)
#define UART S1 TDRE MASK
                                                   0x80u
#define UART S1 TDRE SHIFT
                                                   7
#define UART_S1_TDRE_WIDTH
#define UART_S1_TDRE(x)
(((uint8 t)(((uint8 t)(x))<<UART S1 TDRE SHIFT))&UART S1 TDRE MASK)
/* S2 Bit Fields */
#define UART S2 RAF MASK
                                                   0x1u
#define UART S2 RAF SHIFT
                                                   \cap
#define UART S2 RAF WIDTH
                                                   1
#define UART S2 RAF(x)
(((uint8_t)(((uint8_t)(x))<<UART_S2_RAF_SHIFT))&UART_S2_RAF_MASK)
#define UART S2 LBKDE MASK
                                                   0x2u
#define UART S2 LBKDE SHIFT
                                                   1
#define UART S2 LBKDE WIDTH
                                                   1
#define UART S2 LBKDE(x)
(((uint8 t)(((uint8 t)(x)) << UART S2 LBKDE SHIFT)) &UART S2 LBKDE MASK)
#define UART S2 BRK13 MASK
                                                   0x4u
#define UART_S2_BRK13_SHIFT
                                                   2
#define UART_S2_BRK13_WIDTH
                                                   1
#define UART S2 BRK13(x)
(((uint8 t)(((uint8 t)(x)) << UART S2 BRK13 SHIFT)) & UART S2 BRK13 MASK)
#define UART S2 RWUID MASK
                                                   0x8u
#define UART S2 RWUID SHIFT
                                                   3
#define UART S2 RWUID WIDTH
#define UART S2 RWUID(x)
(((uint8 t)(((uint8 t)(x)) << UART S2 RWUID SHIFT)) & UART S2 RWUID MASK)
#define UART_S2_RXINV_MASK
                                                   0x10u
#define UART S2 RXINV SHIFT
                                                   4
#define UART_S2_RXINV WIDTH
                                                   1
#define UART S2 RXINV(x)
(((uint8 t)(((uint8 t)(x)) << UART S2 RXINV SHIFT)) & UART S2 RXINV MASK)
#define UART S2 RXEDGIF MASK
                                                   0x40u
#define UART S2 RXEDGIF SHIFT
                                                   6
```

```
#define UART S2 RXEDGIF WIDTH
                                                   1
#define UART S2 RXEDGIF(x)
(((uint8_t)(((uint8_t)(x)) << UART_S2_RXEDGIF_SHIFT)) & UART_S2_RXEDGIF_MASK)
#define UART_S2_LBKDIF_MASK
                                                   0x80u
#define UART S2 LBKDIF SHIFT
                                                   1
#define UART S2 LBKDIF WIDTH
#define UART S2 LBKDIF(x)
(((uint8 t)(((uint8 t)(x)) << UART S2 LBKDIF SHIFT)) & UART S2 LBKDIF MASK)
/* C3 Bit Fields */
#define UART C3 PEIE MASK
                                                   0x1u
#define UART C3 PEIE SHIFT
                                                   \cap
#define UART_C3_PEIE_WIDTH
                                                   1
#define UART C3 PEIE(x)
(((uint8 t)(((uint8 t)(x))<<UART C3 PEIE SHIFT))&UART C3 PEIE MASK)
#define UART C3 FEIE MASK
                                                   0x2u
#define UART C3 FEIE SHIFT
                                                   1
#define UART C3 FEIE WIDTH
#define UART C3 FEIE(x)
(((uint8 t)(((uint8 t)(x)) << UART C3 FEIE SHIFT))&UART C3 FEIE MASK)
#define UART C3 NEIE MASK
                                                   0x4u
#define UART C3 NEIE SHIFT
                                                   2
                                                   1
#define UART C3 NEIE WIDTH
#define UART C3 NEIE(x)
(((uint8 t)(((uint8 t)(x))<<UART C3 NEIE SHIFT))&UART C3 NEIE MASK)
#define UART C3 ORIE MASK
                                                   0x8u
#define UART_C3_ORIE_SHIFT
                                                   3
#define UART C3 ORIE WIDTH
                                                   1
#define UART C3 ORIE(x)
(((uint8 t)(((uint8 t)(x))<<UART C3 ORIE SHIFT))&UART C3 ORIE MASK)
#define UART C3 TXINV MASK
                                                   0x10u
                                                   4
#define UART C3 TXINV SHIFT
#define UART C3 TXINV WIDTH
#define UART C3 TXINV(x)
(((uint8 t)(((uint8 t)(x))<<UART C3 TXINV SHIFT))&UART C3 TXINV MASK)
#define UART C3 TXDIR MASK
                                                   0x20u
#define UART_C3_TXDIR_SHIFT
                                                   5
#define UART_C3_TXDIR_WIDTH
                                                   1
#define UART_C3_TXDIR(x)
(((uint8 t)(((uint8 t)(x)) << UART C3 TXDIR SHIFT)) & UART C3 TXDIR MASK)
#define UART C3 T8 MASK
                                                   0x40u
#define UART C3 T8 SHIFT
                                                   6
#define UART C3 T8 WIDTH
                                                   1
#define UART C3 T8(x)
(((uint8 t)(((uint8 t)(x))<<UART C3 T8 SHIFT))&UART C3 T8 MASK)
#define UART C3 R8 MASK
                                                   0x80u
#define UART_C3_R8_SHIFT
                                                   7
#define UART C3 R8 WIDTH
                                                   1
\#define UART C3 R8(x)
(((uint8 t)(((uint8 t)(x))<<UART C3 R8 SHIFT))&UART C3 R8 MASK)
/* D Bit Fields */
#define UART D ROTO MASK
                                                   0x111
#define UART D ROTO SHIFT
                                                   0
#define UART_D_ROTO_WIDTH
                                                   1
#define UART D ROTO(x)
(((uint8 t)(((uint8 t)(x)) << UART D ROTO SHIFT)) & UART D ROTO MASK)
#define UART D R1T1 MASK
                                                   0x2u
                                                   1
#define UART D R1T1 SHIFT
#define UART D R1T1 WIDTH
#define UART D R1T1(x)
(((uint8 t)(((uint8 t)(x)) << UART D R1T1 SHIFT)) & UART D R1T1 MASK)
```

```
#define UART D R2T2 MASK
                                                    0 \times 4 11
#define UART D R2T2 SHIFT
                                                    2
#define UART_D_R2T2_WIDTH
                                                    1
#define UART_D_R2T2(x)
(((uint8 t)(((uint8 t)(x)) << UART D R2T2 SHIFT)) & UART D R2T2 MASK)
#define UART D R3T3 MASK
                                                    0×811
#define UART D R3T3 SHIFT
                                                    3
#define UART D R3T3 WIDTH
                                                    1
#define UART D R3T3(x)
(((uint8 t)(((uint8 t)(x)) << UART_D_R3T3_SHIFT)) & UART_D_R3T3_MASK)
#define UART D R4T4 MASK
                                                    0 \times 1011
#define UART_D_R4T4_SHIFT
                                                    4
#define UART D R4T4 WIDTH
\#define UART D R4T4(x)
(((uint8 t)(((uint8 t)(x)) << UART D R4T4 SHIFT)) & UART D R4T4 MASK)
#define UART D R5T5 MASK
                                                   0x20u
#define UART D R5T5 SHIFT
                                                    5
#define UART D R5T5 WIDTH
                                                    1
#define UART D R5T5(x)
(((uint8 t)(((uint8 t)(x)) << UART D R5T5 SHIFT)) & UART D R5T5 MASK)
#define UART D R6T6 MASK
                                                   0x40u
#define UART D R6T6 SHIFT
                                                    6
                                                    1
#define UART D R6T6 WIDTH
\#define UART D R6T6(x)
(((uint8 t)(((uint8 t)(x)) << UART D R6T6 SHIFT)) & UART D R6T6 MASK)
#define UART D R7T7 MASK
                                                    0x80u
#define UART D R7T7 SHIFT
                                                    7
#define UART D R7T7 WIDTH
                                                    1
#define UART D R7T7(x)
(((uint8 t)(((uint8 t)(x)) << UART D R7T7 SHIFT)) & UART D R7T7 MASK)
/* C4 Bit Fields */
#define UART C4 RDMAS MASK
                                                    0x20u
#define UART C4 RDMAS SHIFT
                                                    5
#define UART C4 RDMAS WIDTH
#define UART C4 RDMAS(x)
(((uint8 t)(((uint8 t)(x)) << UART C4 RDMAS SHIFT)) & UART C4 RDMAS MASK)
#define UART_C4_TDMAS_MASK
                                                   0x80u
#define UART_C4_TDMAS_SHIFT
                                                    7
#define UART_C4_TDMAS_WIDTH
                                                    1
#define UART C4 TDMAS(x)
(((uint8 t)(((uint8 t)(x))<<UART C4 TDMAS SHIFT))&UART C4 TDMAS MASK)
/*!
* @ }
 */ /* end of group UART Register Masks */
/* UART - Peripheral instance base addresses */
/** Peripheral UART1 base address */
#define UART1 BASE
                                                    (0x4006B000u)
/** Peripheral UART1 base pointer */
#define UART1
                                                    ((UART Type
*)UART1 BASE)
#define UART1 BASE PTR
                                                    (UART1)
/** Peripheral UART2 base address */
#define UART2 BASE
                                                    (0x4006C000u)
/** Peripheral UART2 base pointer */
#define UART2
                                                    ((UART Type
*)UART2 BASE)
#define UART2 BASE PTR
                                                    (UART2)
```

```
/** Array initializer of UART peripheral base addresses */
#define UART BASE ADDRS
                                            { UART1 BASE, UART2 BASE
/** Array initializer of UART peripheral base pointers */
#define UART BASE PTRS
                                            { UART1, UART2 }
/* -----
  -- UART - Register accessor macros
  ______
_____ */
/ * !
* @addtogroup UART Register Accessor Macros UART - Register accessor
macros
* @ {
*/
/* UART - Register instance definitions */
/* UART1 */
#define UART1 BDH
                                            UART BDH REG(UART1)
#define UART1 BDL
                                            UART BDL REG(UART1)
                                            UART C1 REG(UART1)
#define UART1 C1
#define UART1 C2
                                            UART C2 REG(UART1)
                                            UART S1 REG(UART1)
#define UART1 S1
#define UART1 S2
                                            UART S2 REG(UART1)
#define UART1 C3
                                            UART C3 REG(UART1)
#define UART1 D
                                            UART D REG(UART1)
#define UART1 C4
                                            UART C4 REG(UART1)
/* UART2 */
#define UART2 BDH
                                            UART BDH REG(UART2)
#define UART2 BDL
                                            UART BDL REG(UART2)
                                            UART C1 REG(UART2)
#define UART2 C1
                                            UART C2 REG(UART2)
#define UART2 C2
#define UART2 S1
                                            UART S1 REG(UART2)
#define UART2 S2
                                            UART S2 REG(UART2)
                                            UART_C3_REG(UART2)
#define UART2 C3
                                            UART D REG(UART2)
#define UART2 D
                                            UART C4 REG(UART2)
#define UART2 C4
/*!
* @ }
 */ /* end of group UART Register Accessor Macros */
/*!
* @ }
^{\star}/ /* end of group UART Peripheral Access Layer ^{\star}/
/* -----
  -- UARTO Peripheral Access Layer
---- */
/ * I
* @addtogroup UARTO Peripheral Access Layer UARTO Peripheral Access
Layer
```

```
* @ {
 */
/** UARTO - Register Layout Typedef */
typedef struct {
                                                /**< UART Baud Rate
 IO uint8 t BDH;
Register High, offset: 0x0 */
  IO uint8 t BDL;
                                                /**< UART Baud Rate
Register Low, offset: 0x1 */
  ___IO uint8_t C1;
                                                /**< UART Control
Register 1, offset: 0x2 */
  __IO uint8_t C2;
                                                /**< UART Control
Register 2, offset: 0x3 */
                                                /**< UART Status
  IO uint8 t S1;
Register 1, offset: 0x4 */
  IO uint8 t S2;
                                                /**< UART Status
Register 2, offset: 0x5 */
 IO uint8 t C3;
                                                /**< UART Control
Register 3, offset: 0x6 */
                                                /**< UART Data
 IO uint8 t D;
Register, offset: 0x7 */
                                                /**< UART Match
  IO uint8 t MA1;
Address Registers 1, offset: 0x8 */
  IO uint8 t MA2;
                                                /**< UART Match
Address Registers 2, offset: 0x9 */
 IO uint8 t C4;
                                                /**< UART Control
Register 4, offset: 0xA */
 IO uint8 t C5;
                                                /**< UART Control
Register 5, offset: 0xB */
} UARTO Type, *UARTO MemMapPtr;
/* -----
_____
  -- UARTO - Register accessor macros
  ______
---- */
* @addtogroup UARTO Register Accessor Macros UARTO - Register accessor
macros
 * @ {
 */
/* UARTO - Register accessors */
#define UARTO_BDH_REG(base)
                                               ((base)->BDH)
#define UARTO BDL REG(base)
                                               ((base)->BDL)
#define UARTO C1 REG(base)
                                               ((base)->C1)
#define UARTO C2 REG(base)
                                               ((base) -> C2)
#define UARTO S1 REG(base)
                                               ((base) -> S1)
#define UARTO S2 REG(base)
                                               ((base) -> S2)
#define UARTO C3 REG(base)
                                               ((base) -> C3)
#define UARTO_D_REG(base)
                                              ((base) ->D)
#define UARTO_MA1_REG(base)
                                              ((base) ->MA1)
#define UARTO MA2 REG(base)
                                              ((base)->MA2)
#define UARTO C4 REG(base)
                                              ((base) -> C4)
#define UARTO C5 REG(base)
                                              ((base) -> C5)
/ * !
* @}
```

```
*/ /* end of group UARTO Register Accessor Macros */
/* -----
  -- UARTO Register Masks
---- */
 * @addtogroup UARTO Register Masks UARTO Register Masks
 * @ {
/* BDH Bit Fields */
#define UARTO BDH SBR MASK
                                                 0x1Fu
#define UARTO BDH SBR SHIFT
#define UARTO BDH SBR WIDTH
#define UARTO BDH SBR(x)
(((uint8 t)(((uint8 t)(x))<<UARTO BDH SBR SHIFT))&UARTO BDH SBR MASK)
#define UARTO BDH SBNS MASK
                                                 0x20u
#define UARTO BDH SBNS SHIFT
#define UARTO BDH SBNS WIDTH
                                                 1
#define UARTO BDH SBNS(x)
(((uint8 t)(((uint8 t)(x)) << UARTO BDH SBNS SHIFT)) & UARTO BDH SBNS MASK)
#define UARTO BDH RXEDGIE MASK
                                                 0 \times 4011
#define UARTO BDH RXEDGIE SHIFT
                                                 6
#define UARTO BDH RXEDGIE WIDTH
                                                 1
#define UARTO BDH RXEDGIE(x)
(((uint8_t)(((uint8_t)(x)) << UARTO BDH RXEDGIE SHIFT))&UARTO BDH RXEDGIE M
ASK)
#define UARTO BDH LBKDIE MASK
                                                 0x80u
#define UARTO BDH LBKDIE SHIFT
                                                 7
#define UARTO BDH LBKDIE WIDTH
#define UARTO BDH LBKDIE(x)
(((uint8 t)(((uint8 t)(x)) << UARTO BDH LBKDIE SHIFT)) &UARTO BDH LBKDIE MAS
/* BDL Bit Fields */
#define UARTO BDL SBR MASK
                                                 0xFFu
#define UARTO BDL SBR SHIFT
                                                 \cap
#define UARTO BDL SBR WIDTH
                                                 8
#define UARTO BDL SBR(x)
(((uint8 t)(((uint8 t)(x))<<UARTO BDL SBR SHIFT))&UARTO BDL SBR MASK)
/* C1 Bit Fields */
#define UARTO C1 PT MASK
                                                 0x1u
#define UARTO_C1_PT_SHIFT
                                                 \cap
#define UARTO C1 PT WIDTH
#define UARTO C1 PT(x)
(((uint8 t)(((uint8 t)(x)) << UARTO C1 PT SHIFT)) & UARTO C1 PT MASK)
#define UARTO C1 PE MASK
                                                 0x2u
#define UARTO C1 PE SHIFT
                                                 1
#define UARTO C1 PE WIDTH
                                                 1
#define UARTO C1 PE(x)
(((uint8 t)(((uint8 t)(x)) << UARTO C1 PE SHIFT)) & UARTO C1 PE MASK)
#define UARTO C1 ILT MASK
                                                 0x411
#define UARTO C1 ILT SHIFT
#define UARTO C1 ILT WIDTH
                                                 1
#define UARTO C1 ILT(x)
(((uint8 t)(((uint8 t)(x)) << UARTO C1 ILT SHIFT)) & UARTO C1 ILT MASK)
#define UARTO C1 WAKE MASK
                                                 0 \times 811
```

```
#define UARTO C1 WAKE SHIFT
                                                   3
#define UARTO C1 WAKE WIDTH
#define UARTO C1 WAKE(x)
(((uint8 t)(((uint8 t)(x)) << UARTO C1 WAKE SHIFT)) & UARTO C1 WAKE MASK)
#define UARTO C1 M MASK
                                                   0 \times 1011
#define UARTO C1 M SHIFT
                                                   4
                                                   1
#define UARTO C1 M WIDTH
#define UARTO C1 M(x)
(((uint8 t)(((uint8 t)(x))<<UARTO C1 M SHIFT))&UARTO C1 M MASK)
#define UARTO C1 RSRC MASK
                                                   0x20u
#define UARTO C1 RSRC SHIFT
                                                   5
#define UARTO_C1_RSRC_WIDTH
                                                   1
#define UARTO C1 RSRC(x)
(((uint8 t)(((uint8 t)(x)) << UARTO C1 RSRC SHIFT)) & UARTO C1 RSRC MASK)
#define UARTO C1 DOZEEN MASK
                                                   0x40u
#define UARTO C1 DOZEEN SHIFT
                                                   6
#define UARTO C1 DOZEEN WIDTH
#define UARTO C1 DOZEEN(x)
(((uint8 t)(((uint8 t)(x)) << UARTO C1 DOZEEN SHIFT)) & UARTO C1 DOZEEN MASK)
#define UARTO C1 LOOPS MASK
                                                   0x80u
#define UARTO_C1_LOOPS_SHIFT
                                                   7
                                                   1
#define UARTO C1 LOOPS WIDTH
#define UARTO C1 LOOPS(x)
(((uint8 t)(((uint8 t)(x)) << UARTO C1 LOOPS SHIFT)) & UARTO C1 LOOPS MASK)
/* C2 Bit Fields */
#define UARTO C2 SBK MASK
                                                   0 \times 111
#define UARTO C2 SBK SHIFT
                                                   \cap
#define UARTO C2 SBK WIDTH
                                                   1
#define UARTO C2 SBK(x)
(((uint8_t)(((uint8_t)(x)) << UARTO C2 SBK SHIFT)) &UARTO C2 SBK MASK)
#define UARTO C2 RWU MASK
                                                   0x2u
#define UARTO C2 RWU SHIFT
                                                   1
#define UARTO C2 RWU WIDTH
                                                   1
#define UARTO C2 RWU(x)
(((uint8 t)(((uint8 t)(x)) << UARTO C2 RWU SHIFT)) & UARTO C2 RWU MASK)
#define UARTO C2 RE MASK
                                                   0x4u
#define UARTO_C2_RE_SHIFT
                                                   2
#define UARTO_C2_RE_WIDTH
\#define UARTO C2 RE(x)
(((uint8 t)(((uint8 t)(x)) << UARTO C2 RE SHIFT)) & UARTO C2 RE MASK)
#define UARTO C2 TE MASK
                                                   0x8u
#define UARTO C2 TE SHIFT
                                                   3
#define UARTO C2 TE WIDTH
                                                   1
#define UARTO C2 TE(x)
(((uint8 t)(((uint8 t)(x))<<UARTO C2 TE SHIFT))&UARTO_C2_TE_MASK)
#define UARTO_C2_ILIE_MASK
                                                   0x10u
#define UARTO C2 ILIE SHIFT
                                                   4
#define UARTO C2 ILIE WIDTH
                                                   1
#define UARTO C2 ILIE(x)
(((uint8 t)(((uint8 t)(x)) << UARTO C2 ILIE SHIFT)) & UARTO C2 ILIE MASK)
#define UARTO C2 RIE MASK
                                                   0x20u
#define UARTO C2 RIE SHIFT
                                                   5
#define UARTO_C2_RIE_WIDTH
                                                   1
#define UARTO_C2_RIE(x)
(((uint8 t)(((uint8 t)(x))<<UARTO C2 RIE SHIFT))&UARTO C2 RIE MASK)
#define UARTO C2 TCIE MASK
                                                   0x40u
                                                   6
#define UARTO C2 TCIE SHIFT
#define UARTO C2 TCIE WIDTH
                                                   1
#define UARTO C2 TCIE(x)
(((uint8 t)(((uint8 t)(x))<<UARTO C2 TCIE SHIFT))&UARTO C2 TCIE MASK)
```

```
#define UARTO C2 TIE MASK
                                                   0x80u
#define UARTO C2 TIE SHIFT
#define UARTO_C2_TIE_WIDTH
                                                   1
#define UARTO_C2_TIE(x)
(((uint8 t)(((uint8 t)(x))<<UARTO C2 TIE SHIFT))&UARTO C2 TIE MASK)
/* S1 Bit Fields */
#define UARTO S1 PF MASK
                                                   0x1u
#define UARTO S1 PF SHIFT
                                                   0
#define UARTO S1 PF WIDTH
                                                   1
#define UARTO S1 PF(x)
(((uint8 t)(((uint8 t)(x)) << UARTO S1 PF SHIFT)) & UARTO S1 PF MASK)
#define UARTO_S1_FE_MASK
                                                   0x2u
#define UARTO S1 FE SHIFT
                                                   1
                                                   1
#define UARTO S1 FE WIDTH
#define UART0 S1_FE(x)
(((uint8 t)(((uint8 t)(x)) << UARTO S1 FE SHIFT)) & UARTO S1 FE MASK)
#define UARTO S1 NF MASK
                                                   0x4u
#define UARTO S1 NF SHIFT
                                                   2
#define UARTO S1 NF WIDTH
#define UARTO S1 NF(x)
(((uint8 t)(((uint8 t)(x)) << UARTO S1 NF SHIFT)) & UARTO S1 NF MASK)
#define UARTO S1 OR MASK
                                                   0 \times 811
                                                   3
#define UARTO S1 OR SHIFT
#define UARTO S1 OR WIDTH
                                                   1
#define UARTO S1_OR(x)
(((uint8 t)(((uint8 t)(x))<<UARTO S1 OR SHIFT))&UARTO S1 OR MASK)
#define UARTO S1 IDLE MASK
                                                   0x10u
#define UARTO S1 IDLE SHIFT
                                                   4
#define UARTO_S1_IDLE_WIDTH
                                                   1
#define UARTO S1 IDLE(x)
(((uint8 t)(((uint8 t)(x)) << UARTO S1 IDLE SHIFT)) & UARTO S1 IDLE MASK)
#define UARTO S1 RDRF MASK
                                                   0x20u
#define UARTO S1 RDRF SHIFT
                                                   5
#define UARTO S1 RDRF WIDTH
#define UARTO S1 RDRF(x)
(((uint8 t)(((uint8 t)(x)) << UARTO S1 RDRF SHIFT)) & UARTO S1 RDRF MASK)
#define UARTO_S1_TC_MASK
                                                   0x40u
#define UARTO_S1_TC_SHIFT
                                                   6
                                                   1
#define UART0_S1_TC_WIDTH
\#define UARTO S1 TC(x)
(((uint8 t)(((uint8 t)(x))<<UARTO S1 TC SHIFT))&UARTO S1 TC MASK)
#define UARTO S1 TDRE MASK
                                                   0x80u
#define UARTO S1 TDRE SHIFT
                                                   7
#define UARTO S1 TDRE WIDTH
                                                   1
#define UARTO_S1_TDRE(x)
(((uint8_t)(((uint8_t)(x))<<UARTO S1 TDRE SHIFT))&UARTO S1 TDRE MASK)
/* S2 Bit Fields */
#define UARTO S2 RAF MASK
                                                   0x1u
#define UARTO S2 RAF SHIFT
                                                   0
#define UARTO S2 RAF WIDTH
                                                   1
#define UARTO S2 RAF(x)
(((uint8 t)(((uint8 t)(x)) << UARTO S2 RAF SHIFT)) & UARTO S2 RAF MASK)
#define UARTO_S2 LBKDE MASK
                                                   0x2u
#define UARTO_S2_LBKDE_SHIFT
                                                   1
#define UARTO_S2_LBKDE_WIDTH
                                                   1
#define UARTO S2 LBKDE(x)
(((uint8 t)(((uint8 t)(x)) << UARTO S2 LBKDE SHIFT)) & UARTO S2 LBKDE MASK)
#define UARTO S2 BRK13 MASK
                                                   0x4u
#define UARTO S2 BRK13 SHIFT
                                                   2
#define UARTO S2 BRK13 WIDTH
                                                   1
```

```
#define UARTO S2 BRK13(x)
(((uint8_t)(((uint8_t)(x)) << UARTO_S2_BRK13_SHIFT)) &UARTO_S2_BRK13_MASK)
#define UARTO S2 RWUID MASK
                                                   0x8u
#define UART0_S2_RWUID_SHIFT
                                                   3
#define UARTO S2 RWUID WIDTH
                                                   1
#define UARTO S2 RWUID(x)
(((uint8 t)(((uint8 t)(x)) << UARTO S2 RWUID SHIFT)) & UARTO S2 RWUID MASK)
#define UARTO S2 RXINV MASK
#define UARTO S2 RXINV SHIFT
#define UARTO S2 RXINV WIDTH
                                                   1
#define UARTO S2 RXINV(x)
(((uint8 t)(((uint8 t)(x)) << UARTO S2 RXINV SHIFT)) & UARTO S2 RXINV MASK)
#define UARTO S2 MSBF MASK
                                                   0x20u
                                                   5
#define UARTO S2 MSBF SHIFT
#define UARTO S2 MSBF WIDTH
                                                   1
#define UARTO S2 MSBF(x)
(((uint8 t)(((uint8 t)(x))<<UARTO_S2_MSBF_SHIFT))&UARTO_S2_MSBF_MASK)
#define UARTO S2 RXEDGIF MASK
                                                   0x40u
#define UARTO S2 RXEDGIF SHIFT
                                                   6
#define UARTO S2 RXEDGIF WIDTH
                                                   1
#define UARTO S2 RXEDGIF(x)
(((uint8 t)(((uint8 t)(x)) << UARTO S2 RXEDGIF SHIFT)) &UARTO S2 RXEDGIF MAS
K)
#define UARTO S2 LBKDIF MASK
                                                   0x80u
#define UARTO S2 LBKDIF SHIFT
                                                   7
#define UARTO S2 LBKDIF WIDTH
                                                   1
#define UARTO S2 LBKDIF(x)
(((uint8 t)(((uint8 t)(x))<<UARTO S2 LBKDIF SHIFT))&UARTO S2 LBKDIF MASK)
/* C3 Bit Fields */
#define UARTO_C3 PEIE MASK
                                                   0x1u
#define UARTO C3 PEIE SHIFT
                                                   0
#define UARTO C3 PEIE WIDTH
                                                   1
#define UARTO C3 PEIE(x)
(((uint8 t)(((uint8 t)(x))<<UARTO C3 PEIE SHIFT))&UARTO C3 PEIE MASK)
#define UARTO C3 FEIE MASK
                                                   0x2u
#define UARTO C3 FEIE SHIFT
                                                   1
#define UARTO_C3_FEIE_WIDTH
                                                   1
#define UARTO_C3_FEIE(x)
(((uint8 t)(((uint8 t)(x)) << UARTO C3 FEIE SHIFT)) & UARTO C3 FEIE MASK)
#define UARTO C3 NEIE MASK
                                                   0x4u
#define UARTO C3 NEIE SHIFT
                                                   2
#define UARTO C3 NEIE WIDTH
                                                   1
#define UARTO C3 NEIE(x)
(((uint8 t)(((uint8 t)(x))<<UARTO C3 NEIE SHIFT))&UARTO C3 NEIE MASK)
#define UARTO C3 ORIE MASK
                                                   0x8u
#define UARTO_C3_ORIE_SHIFT
                                                   3
#define UARTO C3 ORIE WIDTH
#define UARTO C3 ORIE(x)
(((uint8 t)(((uint8 t)(x)) << UARTO C3 ORIE SHIFT)) & UARTO C3 ORIE MASK)
#define UARTO C3 TXINV MASK
                                                   0x10u
#define UARTO C3 TXINV SHIFT
                                                   4
#define UARTO C3 TXINV WIDTH
                                                   1
#define UARTO C3 TXINV(x)
(((uint8 t)(((uint8 t)(x)) << UARTO C3 TXINV SHIFT)) & UARTO C3 TXINV MASK)
#define UARTO C3 TXDIR MASK
                                                   0 \times 20 u
#define UARTO C3 TXDIR SHIFT
                                                   5
                                                   1
#define UARTO C3 TXDIR WIDTH
#define UARTO C3 TXDIR(x)
(((uint8 t)(((uint8 t)(x))<<UARTO C3 TXDIR SHIFT))&UARTO C3 TXDIR MASK)
#define UARTO C3 R9T8 MASK
                                                   0 \times 4011
```

```
#define UARTO C3 R9T8 SHIFT
                                                   6
#define UARTO C3 R9T8 WIDTH
                                                   1
#define UARTO C3 R9T8(x)
(((uint8 t)(((uint8 t)(x))<<UARTO C3 R9T8 SHIFT))&UARTO C3 R9T8 MASK)
#define UARTO C3 R8T9 MASK
                                                   0×8011
                                                   7
#define UARTO C3 R8T9 SHIFT
#define UARTO C3 R8T9 WIDTH
                                                   1
#define UARTO C3 R8T9(x)
(((uint8 t)(((uint8 t)(x))<<UARTO C3 R8T9 SHIFT))&UARTO C3 R8T9 MASK)
/* D Bit Fields */
#define UARTO D ROTO MASK
                                                   0x1u
#define UARTO D ROTO SHIFT
                                                   0
#define UARTO D ROTO WIDTH
                                                   1
#define UARTO D ROTO(x)
(((uint8 t)(((uint8 t)(x))<<UARTO D ROTO SHIFT))&UARTO D ROTO MASK)
#define UARTO D R1T1 MASK
                                                   0x2u
#define UARTO D R1T1 SHIFT
                                                   1
#define UARTO D R1T1 WIDTH
                                                   1
#define UARTO D R1T1(x)
(((uint8 t)(((uint8 t)(x))<<UARTO D R1T1 SHIFT))&UARTO D R1T1 MASK)
#define UARTO D R2T2 MASK
                                                   0x4u
                                                   2
#define UARTO D R2T2 SHIFT
#define UARTO D R2T2 WIDTH
                                                   1
#define UARTO D R2T2(x)
(((uint8 t)(((uint8 t)(x))<<UARTO D R2T2 SHIFT))&UARTO D R2T2 MASK)
#define UARTO D R3T3 MASK
                                                   0 \times 811
#define UARTO D R3T3 SHIFT
                                                   3
#define UARTO D R3T3 WIDTH
                                                   1
#define UARTO D R3T3(x)
(((uint8 t)(((uint8 t)(x)) << UARTO D R3T3 SHIFT)) & UARTO D R3T3 MASK)
#define UARTO D R4T4 MASK
                                                  0x10u
#define UARTO D R4T4 SHIFT
                                                   4
#define UARTO D R4T4 WIDTH
                                                   1
#define UARTO D R4T4(x)
(((uint8 t)(((uint8 t)(x)) << UARTO D R4T4 SHIFT)) & UARTO D R4T4 MASK)
#define UARTO D R5T5 MASK
                                                   0x20u
#define UARTO D R5T5 SHIFT
                                                   5
#define UARTO_D_R5T5_WIDTH
                                                   1
#define UARTO D R5T5(x)
(((uint8 t)(((uint8 t)(x))<<UART0 D R5T5 SHIFT))&UART0 D R5T5 MASK)
#define UARTO D R6T6 MASK
                                                   0x40u
#define UARTO D R6T6 SHIFT
                                                   6
#define UARTO D R6T6 WIDTH
                                                   1
#define UARTO D R6T6(x)
(((uint8 t)(((uint8 t)(x))<<UARTO D R6T6 SHIFT))&UARTO D R6T6 MASK)
#define UART0_D_R7T7_MASK
                                                   0x80u
#define UARTO D R7T7 SHIFT
                                                   7
                                                   1
#define UARTO D R7T7 WIDTH
\#define UARTO D R7T7(x)
(((uint8 t)(((uint8 t)(x))<<UARTO D R7T7 SHIFT))&UARTO D R7T7 MASK)
/* MA1 Bit Fields */
#define UARTO MA1 MA MASK
                                                   0xFFu
#define UARTO MA1 MA SHIFT
                                                   0
#define UARTO_MA1_MA_WIDTH
                                                   8
#define UARTO MA1 MA(x)
(((uint8 t)(((uint8 t)(x))<<UARTO MA1 MA SHIFT))&UARTO MA1 MA MASK)
/* MA2 Bit Fields */
#define UARTO MA2 MA MASK
                                                   0xFFu
#define UARTO MA2 MA SHIFT
                                                   0
#define UARTO MA2 MA WIDTH
                                                   8
```

```
#define UARTO MA2 MA(x)
(((uint8 t)(((uint8 t)(x))<<UARTO MA2 MA SHIFT))&UARTO MA2 MA MASK)
/* C4 Bit Fields */
#define UARTO_C4_OSR_MASK
                                                   0 \times 1 Fii
#define UARTO C4 OSR SHIFT
                                                   0
#define UARTO C4 OSR WIDTH
                                                   5
\#define UARTO C4 OSR(x)
(((uint8 t)(((uint8 t)(x)) << UARTO C4 OSR SHIFT)) & UARTO C4 OSR MASK)
#define UARTO C4 M10 MASK
                                                   0 \times 20 u
#define UARTO C4 M10 SHIFT
                                                   5
#define UARTO C4 M10 WIDTH
                                                   1
#define UART0 C4 M10(x)
(((uint8 t)(((uint8 t)(x))<<UARTO C4 M10 SHIFT))&UARTO C4 M10 MASK)
#define UARTO C4 MAEN2 MASK
                                                   0x40u
#define UARTO C4 MAEN2 SHIFT
                                                   6
#define UARTO C4 MAEN2 WIDTH
                                                   1
#define UARTO C4 MAEN2(x)
(((uint8 t)(((uint8 t)(x))<<UARTO C4 MAEN2 SHIFT))&UARTO C4 MAEN2 MASK)
#define UARTO C4 MAEN1 MASK
                                                   0x80u
#define UARTO C4 MAEN1 SHIFT
                                                   7
#define UARTO C4 MAEN1 WIDTH
                                                   1
#define UARTO C4 MAEN1(x)
(((uint8 t)(((uint8 t)(x)) << UARTO C4 MAEN1 SHIFT)) & UARTO C4 MAEN1 MASK)
/* C5 Bit Fields */
#define UARTO C5 RESYNCDIS MASK
                                                   0x1u
#define UARTO C5 RESYNCDIS SHIFT
                                                   0
#define UARTO C5 RESYNCDIS WIDTH
                                                   1
#define UARTO C5 RESYNCDIS(x)
(((uint8 t)(((uint8 t)(x)) << UARTO C5 RESYNCDIS SHIFT)) &UARTO C5 RESYNCDIS
MASK)
#define UARTO C5 BOTHEDGE MASK
                                                   0x2u
#define UARTO C5 BOTHEDGE SHIFT
                                                   1
#define UARTO C5 BOTHEDGE WIDTH
                                                   1
#define UARTO C5 BOTHEDGE(x)
(((uint8 t)(((uint8 t)(x))<<UARTO C5 BOTHEDGE SHIFT))&UARTO C5 BOTHEDGE M
ASK)
#define UARTO C5 RDMAE MASK
                                                   0x20u
#define UARTO_C5_RDMAE_SHIFT
                                                   5
#define UARTO C5 RDMAE WIDTH
                                                   1
#define UARTO C5 RDMAE(x)
(((uint8 t)(((uint8 t)(x))<<UARTO C5 RDMAE SHIFT))&UARTO C5 RDMAE MASK)
#define UARTO C5 TDMAE MASK
                                                   0x80u
#define UARTO C5 TDMAE SHIFT
                                                   7
#define UARTO C5 TDMAE WIDTH
                                                   1
#define UARTO C5 TDMAE(x)
(((uint8 t)(((uint8 t)(x)) << UARTO C5 TDMAE SHIFT)) & UARTO C5 TDMAE MASK)
/*!
* @ }
*/ /* end of group UARTO Register Masks */
/* UARTO - Peripheral instance base addresses */
/** Peripheral UARTO base address */
#define UARTO BASE
                                                   (0x4006A000u)
/** Peripheral UARTO base pointer */
#define UARTO
                                                   ((UARTO Type
*)UARTO BASE)
#define UARTO BASE PTR
                                                   (UARTO)
/** Array initializer of UARTO peripheral base addresses */
```

```
#define UARTO BASE ADDRS
                                            { UARTO BASE }
/** Array initializer of UARTO peripheral base pointers */
#define UARTO BASE PTRS
  -- UARTO - Register accessor macros
  ______
_____ */
/*!
* @addtogroup UARTO Register Accessor Macros UARTO - Register accessor
macros
* @ {
* /
/* UARTO - Register instance definitions */
/* UARTO */
#define UARTO BDH
                                             UARTO BDH REG(UARTO)
#define UARTO BDL
                                             UARTO BDL REG(UARTO)
                                             UARTO_C1 REG(UARTO)
#define UARTO C1
                                             UARTO C2 REG(UARTO)
#define UARTO C2
                                             UARTO S1 REG(UARTO)
#define UARTO S1
#define UARTO S2
                                             UARTO S2 REG(UARTO)
#define UARTO C3
                                             UARTO C3 REG(UARTO)
#define UARTO D
                                             UARTO D REG(UARTO)
#define UARTO MA1
                                             UARTO MA1 REG(UARTO)
                                             UARTO MA2 REG(UARTO)
#define UARTO MA2
#define UARTO C4
                                             UARTO C4 REG(UARTO)
#define UARTO C5
                                             UARTO C5 REG(UARTO)
/*!
*/ /* end of group UARTO Register Accessor Macros */
/*!
* @ }
*/ /* end of group UARTO Peripheral Access Layer */
/* -----
  -- USB Peripheral Access Layer
---- */
/*!
* @addtogroup USB Peripheral Access Layer USB Peripheral Access Layer
 * @ {
*/
/** USB - Register Layout Typedef */
typedef struct {
 __I uint8_t PERID;
                                              /**< Peripheral ID
register, offset: 0x0 */
     uint8 t RESERVED 0[3];
  I uint8 t IDCOMP;
                                              /**< Peripheral ID
Complement register, offset: 0x4 */
```

```
uint8_t RESERVED_1[3];
   I uint8 t REV;
                                                    /**< Peripheral
Revision register, offset: 0x8 */
      uint8_t RESERVED_2[3];
    I uint8 t ADDINFO;
                                                     /**< Peripheral
Additional Info register, offset: 0xC */
      uint8 t RESERVED 3[3];
   IO uint8 t OTGISTAT;
                                                    /**< OTG Interrupt
Status register, offset: 0x10 */
   uint8_t RESERVED_4[3];
_IO uint8_t OTGICR;
                                                    /**< OTG Interrupt
Control Register, offset: 0x14 */
      uint8_t RESERVED_5[3];
   IO uint8 t OTGSTAT;
                                                     /**< OTG Status
register, offset: 0x18 */
      uint8_t RESERVED_6[3];
   IO uint8 t OTGCTL;
                                                     /**< OTG Control
register, offset: 0x1C */
   uint8_t RESERVED_7[99];
_IO uint8_t ISTAT;
                                                     /**< Interrupt Status
register, offset: 0x80 */
      uint8 t RESERVED 8[3];
   IO uint8 t INTEN;
                                                     /**< Interrupt Enable
register, offset: 0x84 */
      uint8 t RESERVED 9[3];
   IO uint8 t ERRSTAT;
                                                    /**< Error Interrupt
Status register, offset: 0x88 */
      uint8 t RESERVED 10[3];
   IO uint8 t ERREN;
                                                     /**< Error Interrupt
Enable register, offset: 0x8C */
      uint8 t RESERVED 11[3];
    I uint8 t STAT;
                                                     /**< Status register,
offset: 0x90 */
      uint8 t RESERVED 12[3];
__IO uint8_t CTL;
offset: 0x94 */
                                                     /**< Control register,
      uint8_t RESERVED_13[3];
   _IO uint8_t ADDR;
                                                     /**< Address register,
offset: 0x98 */
      uint8 t RESERVED 14[3];
                                                     /**< BDT Page Register
    IO uint8 t BDTPAGE1;
1, offset: 0x9C */
      uint8 t RESERVED 15[3];
    IO uint8 t FRMNUML;
                                                     /**< Frame Number
Register Low, offset: 0xA0 */
       uint8_t RESERVED_16[3];
    _IO uint8_t FRMNUMH;
                                                     /**< Frame Number
Register High, offset: 0xA4 */
      uint8 t RESERVED 17[3];
   IO uint8 t TOKEN;
                                                     /**< Token register,
offset: 0xA8 */
   uint8_t RESERVED_18[3];
_IO uint8_t SOFTHLD;
                                                     /**< SOF Threshold
Register, offset: 0xAC */
      uint8 t RESERVED 19[3];
   IO uint8 t BDTPAGE2;
                                                    /**< BDT Page Register
2, offset: 0xB0 */
      uint8 t RESERVED 20[3];
    IO uint8 t BDTPAGE3;
                                                    /**< BDT Page Register
3, offset: 0xB4 */
```

```
uint8 t RESERVED 21[11];
                                                    /* offset: 0xC0, array
  struct {
step: 0x4 */
   ___IO uint8_t ENDPT;
                                                      /**< Endpoint
Control register, array offset: 0xC0, array step: 0x4 */
         uint8 t RESERVED 0[3];
  } ENDPOINT[16];
  IO uint8 t USBCTRL;
                                                    /**< USB Control
register, offset: 0x100 */
   uint8_t RESERVED_22[3];
I uint8_t OBSERVE;
                                                    /**< USB OTG Observe
register, offset: 0x104 */
      uint8_t RESERVED 23[3];
   IO uint8 t CONTROL;
                                                    /**< USB OTG Control
register, offset: 0x108 */
      uint8 t RESERVED 24[3];
                                                   /**< USB Transceiver
   IO uint8 t USBTRC0;
Control Register 0, offset: 0x10C */
   uint8_t RESERVED_25[7];
IO uint8_t USBFRMADJUST;
                                                   /**< Frame Adjust
Register, offset: 0x114 */
} USB Type, *USB MemMapPtr;
/* -----
  -- USB - Register accessor macros
---- */
/*!
* @addtogroup USB Register Accessor Macros USB - Register accessor
macros
* @ {
*/
/* USB - Register accessors */
#define USB_PERID_REG(base)
                                                  ((base)->PERID)
#define USB_IDCOMP_REG(base)
                                                  ((base)->IDCOMP)
#define USB REV REG(base)
                                                  ((base)->REV)
#define USB ADDINFO REG(base)
                                                  ((base) ->ADDINFO)
#define USB OTGISTAT REG(base)
                                                  ((base)->OTGISTAT)
#define USB OTGICR REG(base)
                                                  ((base)->OTGICR)
#define USB OTGSTAT REG(base)
                                                  ((base)->OTGSTAT)
#define USB OTGCTL REG(base)
                                                  ((base)->OTGCTL)
#define USB_ISTAT_REG(base)
                                                  ((base) ->ISTAT)
#define USB_INTEN_REG(base)
                                                  ((base)->INTEN)
#define USB ERRSTAT REG(base)
                                                  ((base) ->ERRSTAT)
#define USB ERREN REG(base)
                                                  ((base)->ERREN)
#define USB STAT REG(base)
                                                  ((base)->STAT)
#define USB CTL REG(base)
                                                  ((base)->CTL)
#define USB ADDR REG(base)
                                                  ((base)->ADDR)
#define USB BDTPAGE1 REG(base)
                                                  ((base) ->BDTPAGE1)
#define USB_FRMNUML_REG(base)
                                                  ((base)->FRMNUML)
#define USB FRMNUMH REG(base)
                                                  ((base)->FRMNUMH)
#define USB TOKEN REG(base)
                                                 ((base)->TOKEN)
#define USB SOFTHLD REG(base)
                                                  ((base)->SOFTHLD)
#define USB BDTPAGE2 REG(base)
                                                  ((base) ->BDTPAGE2)
#define USB BDTPAGE3 REG(base)
                                                  ((base) ->BDTPAGE3)
```

```
#define USB ENDPT REG(base,index)
                                                  ((base)-
>ENDPOINT[index].ENDPT)
#define USB ENDPT COUNT
#define USB_USBCTRL_REG(base)
                                                  ((base)->USBCTRL)
                                                  ((base)->OBSERVE)
#define USB OBSERVE REG(base)
#define USB CONTROL REG(base)
                                                  ((base)->CONTROL)
#define USB USBTRC0 REG(base)
                                                  ((base)->USBTRC0)
#define USB USBFRMADJUST REG(base)
                                                  ((base) ->USBFRMADJUST)
/*!
* @}
 */ /* end of group USB Register Accessor Macros */
  -- USB Register Masks
----- */
/*!
* @addtogroup USB Register Masks USB Register Masks
* @ {
* /
/* PERID Bit Fields */
#define USB PERID ID MASK
                                                  0x3Fu
#define USB PERID ID SHIFT
#define USB PERID ID WIDTH
                                                  6
#define USB PERID ID(x)
(((uint8_t)(((uint8_t)(x))<<USB PERID ID SHIFT))&USB PERID ID MASK)
/* IDCOMP Bit Fields */
#define USB IDCOMP NID MASK
                                                  0x3Fu
#define USB IDCOMP NID SHIFT
                                                  0
#define USB IDCOMP NID WIDTH
                                                  6
#define USB IDCOMP NID(x)
(((uint8 t)(((uint8 t)(x)) << USB IDCOMP NID SHIFT)) & USB IDCOMP NID MASK)
/* REV Bit Fields */
#define USB REV REV MASK
                                                  0xFFu
#define USB REV REV SHIFT
                                                  0
#define USB REV REV WIDTH
                                                  8
#define USB REV REV(x)
(((uint8 t)(((uint8 t)(x)) << USB REV REV SHIFT)) & USB REV REV MASK)
/* ADDINFO Bit Fields */
#define USB_ADDINFO_IEHOST_MASK
                                                  0x1u
#define USB_ADDINFO_IEHOST_SHIFT
#define USB ADDINFO IEHOST WIDTH
#define USB ADDINFO IEHOST(x)
(((uint8 t)(((uint8 t)(x)) << USB ADDINFO IEHOST SHIFT)) &USB ADDINFO IEHOST
MASK)
#define USB ADDINFO IRQNUM MASK
                                                  0xF811
#define USB ADDINFO IRQNUM SHIFT
                                                  3
#define USB ADDINFO IRQNUM WIDTH
                                                  5
#define USB_ADDINFO_IRQNUM(x)
(((uint8 t)(((uint8 t)(x)) < USB ADDINFO IRQNUM SHIFT)) & USB ADDINFO IRQNUM
MASK)
/* OTGISTAT Bit Fields */
#define USB OTGISTAT AVBUSCHG MASK
                                                  0x1u
#define USB OTGISTAT AVBUSCHG SHIFT
                                                  0
#define USB OTGISTAT AVBUSCHG WIDTH
```

```
#define USB OTGISTAT AVBUSCHG(x)
(((uint8 t)(((uint8 t)(x)) < USB OTGISTAT AVBUSCHG SHIFT)) & USB OTGISTAT AV
BUSCHG MASK)
#define USB_OTGISTAT_B_SESS_CHG_MASK
                                                     0 \times 411
#define USB OTGISTAT B SESS CHG SHIFT
#define USB OTGISTAT B SESS CHG WIDTH
#define USB OTGISTAT B SESS CHG(x)
(((uint8 t)(((uint8 t)(x)) < USB OTGISTAT B SESS CHG SHIFT)) & USB OTGISTAT
B SESS CHG MASK)
#define USB OTGISTAT SESSVLDCHG MASK
                                                      0x8u
#define USB OTGISTAT SESSVLDCHG SHIFT
#define USB_OTGISTAT_SESSVLDCHG_WIDTH
#define USB OTGISTAT SESSVLDCHG(x)
(((uint8 t)(((uint8 t)(x)) << USB OTGISTAT SESSVLDCHG SHIFT)) & USB OTGISTAT
SESSVLDCHG MASK)
#define USB OTGISTAT LINE STATE CHG MASK
                                                      0x20u
#define USB OTGISTAT LINE STATE CHG SHIFT
#define USB OTGISTAT LINE STATE CHG WIDTH
                                                      1
#define USB OTGISTAT LINE STATE CHG(x)
(((uint8 t)(((uint8 t)(x)) << USB OTGISTAT LINE STATE CHG SHIFT)) & USB OTGIS
TAT LINE STATE CHG MASK)
#define USB OTGISTAT ONEMSEC MASK
                                                      0x40u
#define USB OTGISTAT ONEMSEC SHIFT
                                                      6
#define USB OTGISTAT ONEMSEC WIDTH
#define USB OTGISTAT ONEMSEC(x)
(((uint8\_t)(((uint8\_t)(x)) << USB\_OTGISTAT\_ONEMSEC\ SHIFT)) \& USB\ OTGISTAT\ ONEMSEC\ SHIFT)) & USB\ OTGISTAT\ ONEMSEC\ SHIFT) \\
MSEC MASK)
#define USB OTGISTAT IDCHG MASK
                                                      0x80u
#define USB OTGISTAT IDCHG SHIFT
                                                      7
#define USB OTGISTAT IDCHG WIDTH
#define USB OTGISTAT IDCHG(x)
(((uint8 t)(((uint8 t)(x)) << USB OTGISTAT IDCHG SHIFT)) & USB OTGISTAT IDCHG
MASK)
/* OTGICR Bit Fields */
#define USB OTGICR AVBUSEN MASK
                                                      0 \times 111
#define USB OTGICR AVBUSEN SHIFT
                                                      \cap
#define USB_OTGICR_AVBUSEN_WIDTH
#define USB_OTGICR_AVBUSEN(x)
(((uint8 t)(((uint8 t)(x)) << USB OTGICR AVBUSEN SHIFT)) & USB OTGICR AVBUSEN
MASK)
#define USB OTGICR BSESSEN MASK
                                                      0x4u
#define USB OTGICR BSESSEN SHIFT
#define USB OTGICR BSESSEN WIDTH
#define USB OTGICR BSESSEN(x)
 \hbox{(((uint8\_t)(((uint8\_t)(x))<<$USB\_OTGICR\_BSESSEN SHIFT))\&USB OTGICR BSESSEN SHIFT))\&USB OTGICR BSESSEN SHIFT))&USB OTGICR BSESSEN SHIFT)} \\
MASK)
#define USB OTGICR SESSVLDEN MASK
                                                      0x8u
#define USB OTGICR SESSVLDEN SHIFT
                                                      3
#define USB OTGICR SESSVLDEN WIDTH
#define USB OTGICR SESSVLDEN(x)
(((uint8 t)(((uint8 t)(x)) << USB OTGICR SESSVLDEN SHIFT)) &USB OTGICR SESSV
LDEN MASK)
#define USB OTGICR LINESTATEEN MASK
                                                     0x20u
#define USB_OTGICR_LINESTATEEN_SHIFT
#define USB OTGICR LINESTATEEN WIDTH
#define USB OTGICR LINESTATEEN(x)
(((uint8 t)(((uint8 t)(x)) < USB OTGICR LINESTATEEN SHIFT)) & USB OTGICR LIN
ESTATEEN MASK)
#define USB OTGICR ONEMSECEN MASK
                                                      0x40u
#define USB OTGICR ONEMSECEN SHIFT
```

```
#define USB OTGICR ONEMSECEN WIDTH
#define USB OTGICR ONEMSECEN(x)
(((uint8_t)(((uint8_t)(x))<<USB_OTGICR_ONEMSECEN_SHIFT))&USB_OTGICR_ONEMS
ECEN MASK)
#define USB OTGICR IDEN MASK
                                                   0 \times 8011
#define USB OTGICR IDEN SHIFT
                                                   7
#define USB OTGICR IDEN WIDTH
                                                   1
#define USB OTGICR IDEN(x)
(((uint8 t) (((uint8 t) (x)) << USB OTGICR IDEN SHIFT)) &USB OTGICR IDEN MASK)
/* OTGSTAT Bit Fields */
#define USB OTGSTAT AVBUSVLD MASK
                                                  0x1u
#define USB OTGSTAT AVBUSVLD SHIFT
                                                  0
#define USB OTGSTAT AVBUSVLD WIDTH
#define USB OTGSTAT AVBUSVLD(x)
(((uint8 t)(((uint8 t)(x)) << USB OTGSTAT AVBUSVLD SHIFT)) & USB OTGSTAT AVBU
SVLD MASK)
#define USB OTGSTAT BSESSEND MASK
                                                  0x4u
#define USB_OTGSTAT_BSESSEND_SHIFT
#define USB OTGSTAT BSESSEND WIDTH
#define USB OTGSTAT BSESSEND(x)
(((uint8 t)(((uint8 t)(x)) < USB OTGSTAT BSESSEND SHIFT)) & USB OTGSTAT BSES
SEND MASK)
#define USB OTGSTAT SESS VLD MASK
                                                  0x8u
#define USB OTGSTAT SESS VLD SHIFT
                                                   3
#define USB OTGSTAT SESS VLD WIDTH
#define USB OTGSTAT SESS VLD(x)
(((uint8 t)(((uint8 t)(x)) << USB OTGSTAT SESS VLD SHIFT)) &USB OTGSTAT SESS
VLD MASK)
#define USB OTGSTAT LINESTATESTABLE MASK
                                                  0x20u
#define USB OTGSTAT LINESTATESTABLE SHIFT
#define USB OTGSTAT LINESTATESTABLE WIDTH
#define USB OTGSTAT LINESTATESTABLE(x)
(((uint8 t)(((uint8 t)(x)) < USB OTGSTAT LINESTATESTABLE SHIFT)) & USB OTGST
AT_LINESTATESTABLE MASK)
#define USB OTGSTAT ONEMSECEN MASK
                                                  0x40u
#define USB OTGSTAT ONEMSECEN SHIFT
                                                   6
#define USB_OTGSTAT_ONEMSECEN_WIDTH
#define USB_OTGSTAT_ONEMSECEN(x)
(((uint8 t)(((uint8 t)(x)) << USB OTGSTAT ONEMSECEN SHIFT)) &USB OTGSTAT ONE
MSECEN MASK)
#define USB OTGSTAT ID MASK
                                                   0x80u
#define USB OTGSTAT ID SHIFT
#define USB_OTGSTAT ID WIDTH
                                                   1
#define USB OTGSTAT ID(x)
(((uint8 t)(((uint8 t)(x)) << USB OTGSTAT ID SHIFT)) & USB OTGSTAT ID MASK)
/* OTGCTL Bit Fields */
#define USB OTGCTL OTGEN MASK
                                                   0x4u
#define USB OTGCTL OTGEN SHIFT
                                                   2
#define USB OTGCTL OTGEN WIDTH
#define USB OTGCTL OTGEN(x)
(((uint8 t)(((uint8 t)(x)) << USB OTGCTL OTGEN SHIFT)) &USB OTGCTL OTGEN MAS
#define USB OTGCTL DMLOW MASK
                                                  0x10u
#define USB_OTGCTL_DMLOW_SHIFT
#define USB OTGCTL DMLOW WIDTH
#define USB OTGCTL DMLOW(x)
(((uint8 t)(((uint8 t)(x)) << USB OTGCTL DMLOW SHIFT)) & USB OTGCTL DMLOW MAS
#define USB OTGCTL DPLOW MASK
                                                  0x20u
#define USB OTGCTL DPLOW SHIFT
                                                   5
```

```
#define USB OTGCTL DPLOW WIDTH
                                                   1
#define USB OTGCTL DPLOW(x)
(((uint8_t)(((uint8_t)(x))<<USB_OTGCTL_DPLOW_SHIFT))&USB_OTGCTL_DPLOW_MAS
#define USB OTGCTL DPHIGH MASK
                                                   0x80u
#define USB OTGCTL DPHIGH SHIFT
                                                   7
#define USB OTGCTL DPHIGH WIDTH
                                                   1
#define USB OTGCTL DPHIGH(x)
(((uint8 t)(((uint8 t)(x)) < USB OTGCTL DPHIGH SHIFT)) & USB OTGCTL DPHIGH M
ASK)
/* ISTAT Bit Fields */
#define USB ISTAT USBRST MASK
                                                   0x1u
#define USB ISTAT USBRST SHIFT
                                                   0
                                                   1
#define USB ISTAT USBRST WIDTH
#define USB ISTAT USBRST(x)
(((uint8_t)(((uint8_t)(x))<<USB_ISTAT_USBRST_SHIFT))&USB_ISTAT_USBRST_MAS
#define USB ISTAT ERROR MASK
                                                   0x2u
#define USB ISTAT ERROR SHIFT
                                                   1
#define USB ISTAT ERROR WIDTH
                                                   1
#define USB ISTAT ERROR(x)
(((uint8 t)(((uint8 t)(x)) << USB ISTAT ERROR SHIFT)) & USB ISTAT ERROR MASK)
#define USB ISTAT SOFTOK MASK
                                                   0x4u
#define USB ISTAT SOFTOK SHIFT
                                                   2
#define USB ISTAT SOFTOK WIDTH
                                                   1
#define USB ISTAT SOFTOK(x)
(((uint8 t)(((uint8 t)(x)) << USB ISTAT SOFTOK SHIFT)) &USB ISTAT SOFTOK MAS
#define USB ISTAT TOKDNE MASK
                                                   0x8u
#define USB ISTAT TOKDNE SHIFT
                                                   3
                                                   1
#define USB ISTAT TOKDNE WIDTH
#define USB ISTAT TOKDNE(x)
 (((uint8\_t)(((uint8\_t)(x)) << USB\_ISTAT\_TOKDNE \ SHIFT)) \& USB \ ISTAT \ TOKDNE \ MAS 
#define USB ISTAT SLEEP MASK
                                                   0x10u
#define USB ISTAT SLEEP SHIFT
                                                   4
#define USB_ISTAT_SLEEP_WIDTH
                                                   1
#define USB_ISTAT_SLEEP(x)
(((uint8 t)(((uint8 t)(x)) << USB ISTAT SLEEP SHIFT)) & USB ISTAT SLEEP MASK)
#define USB ISTAT RESUME MASK
                                                   0x20u
#define USB ISTAT RESUME SHIFT
                                                   5
#define USB ISTAT RESUME WIDTH
                                                   1
#define USB ISTAT RESUME(x)
(((uint8 t)(((uint8 t)(x)) << USB ISTAT RESUME SHIFT)) & USB ISTAT RESUME MAS
#define USB_ISTAT_ATTACH_MASK
                                                   0x40u
#define USB ISTAT ATTACH SHIFT
                                                   6
                                                   1
#define USB ISTAT ATTACH WIDTH
#define USB ISTAT ATTACH(x)
(((uint8_t)(((uint8_t)(x)) << USB_ISTAT_ATTACH_SHIFT))&USB_ISTAT_ATTACH_MAS
K)
#define USB ISTAT STALL MASK
                                                   0x80u
#define USB ISTAT STALL SHIFT
                                                   7
#define USB_ISTAT_STALL_WIDTH
#define USB ISTAT STALL(x)
(((uint8 t) (((uint8 t) (x)) << USB ISTAT STALL SHIFT)) & USB ISTAT STALL MASK)
/* INTEN Bit Fields */
#define USB INTEN USBRSTEN MASK
                                                   0x1u
#define USB INTEN USBRSTEN SHIFT
                                                   0
#define USB INTEN USBRSTEN WIDTH
                                                   1
```

```
#define USB INTEN USBRSTEN(x)
(((uint8 t)(((uint8 t)(x)) << USB INTEN USBRSTEN SHIFT)) & USB INTEN USBRSTEN
MASK)
#define USB INTEN ERROREN MASK
                                                   0x2u
#define USB INTEN ERROREN SHIFT
                                                   1
#define USB INTEN ERROREN WIDTH
                                                   1
#define USB INTEN ERROREN(x)
(((uint8 t)(((uint8 t)(x)) << USB INTEN ERROREN SHIFT)) & USB INTEN ERROREN M
ASK)
#define USB INTEN SOFTOKEN MASK
                                                   0x4u
#define USB INTEN SOFTOKEN SHIFT
                                                   2
#define USB INTEN SOFTOKEN WIDTH
                                                   1
#define USB INTEN SOFTOKEN(x)
(((uint8 t)(((uint8 t)(x)) << USB INTEN SOFTOKEN SHIFT)) & USB INTEN SOFTOKEN
#define USB INTEN TOKDNEEN MASK
                                                   0x8u
#define USB INTEN TOKDNEEN SHIFT
                                                   3
#define USB INTEN TOKDNEEN WIDTH
                                                   1
#define USB INTEN TOKDNEEN(x)
(((uint8 t)(((uint8 t)(x)) << USB INTEN TOKONEEN SHIFT)) & USB INTEN TOKONEEN
MASK)
#define USB INTEN SLEEPEN MASK
                                                   0 \times 1011
#define USB INTEN SLEEPEN SHIFT
                                                   4
#define USB INTEN SLEEPEN WIDTH
                                                   1
#define USB INTEN SLEEPEN(x)
(((uint8 t)(((uint8 t)(x)) << USB INTEN SLEEPEN SHIFT)) & USB INTEN SLEEPEN M
ASK)
#define USB INTEN RESUMEEN MASK
                                                   0x20u
#define USB INTEN RESUMEEN SHIFT
                                                   5
#define USB INTEN RESUMEEN WIDTH
#define USB INTEN RESUMEEN(x)
(((uint8 t)(((uint8 t)(x)) << USB INTEN RESUMEEN SHIFT)) & USB INTEN RESUMEEN
MASK)
#define USB INTEN ATTACHEN MASK
                                                   0x40u
#define USB INTEN ATTACHEN SHIFT
                                                   6
#define USB INTEN ATTACHEN WIDTH
#define USB INTEN ATTACHEN(x)
(((uint8 t)(((uint8 t)(x)) << USB INTEN ATTACHEN SHIFT)) & USB INTEN ATTACHEN
MASK)
#define USB INTEN STALLEN MASK
                                                   0x80u
#define USB INTEN STALLEN SHIFT
                                                   7
#define USB INTEN STALLEN WIDTH
#define USB INTEN STALLEN(x)
(((uint8 t)(((uint8 t)(x)) << USB INTEN STALLEN SHIFT)) & USB INTEN STALLEN M
/* ERRSTAT Bit Fields */
#define USB ERRSTAT PIDERR MASK
                                                   0x1u
#define USB ERRSTAT PIDERR_SHIFT
                                                   \cap
#define USB ERRSTAT PIDERR WIDTH
#define USB ERRSTAT PIDERR(x)
(((uint8 t)(((uint8 t)(x))<<USB ERRSTAT PIDERR SHIFT))&USB ERRSTAT PIDERR
MASK)
#define USB ERRSTAT CRC5EOF MASK
                                                   0x2u
#define USB_ERRSTAT_CRC5EOF_SHIFT
#define USB ERRSTAT CRC5EOF WIDTH
#define USB ERRSTAT CRC5EOF(x)
(((uint8 t)(((uint8 t)(x)) << USB ERRSTAT CRC5EOF SHIFT))&USB ERRSTAT CRC5E
OF MASK)
#define USB ERRSTAT CRC16 MASK
                                                   0x4u
#define USB ERRSTAT CRC16 SHIFT
                                                   2
```

```
#define USB ERRSTAT CRC16 WIDTH
                                                   1
#define USB ERRSTAT CRC16(x)
(((uint8_t)(((uint8_t)(x))<<USB_ERRSTAT_CRC16_SHIFT))&USB_ERRSTAT_CRC16_M
#define USB ERRSTAT DFN8 MASK
                                                   0x8u
#define USB ERRSTAT DFN8 SHIFT
                                                   3
#define USB ERRSTAT DFN8 WIDTH
                                                   1
#define USB ERRSTAT DFN8(x)
(((uint8_t)(((uint8_t)(x))<<USB ERRSTAT DFN8 SHIFT))&USB ERRSTAT DFN8 MAS
K)
#define USB ERRSTAT BTOERR MASK
                                                   0x10u
#define USB ERRSTAT BTOERR SHIFT
                                                   4
#define USB ERRSTAT BTOERR WIDTH
#define USB ERRSTAT BTOERR(x)
(((uint8 t)(((uint8 t)(x)) << USB ERRSTAT BTOERR SHIFT)) & USB ERRSTAT BTOERR
#define USB ERRSTAT DMAERR MASK
                                                   0x20u
#define USB ERRSTAT DMAERR SHIFT
#define USB ERRSTAT DMAERR WIDTH
                                                   1
#define USB ERRSTAT DMAERR(x)
(((uint8 t)(((uint8 t)(x)) << USB ERRSTAT DMAERR SHIFT)) & USB ERRSTAT DMAERR
MASK)
#define USB ERRSTAT BTSERR MASK
                                                   0x80u
#define USB ERRSTAT BTSERR SHIFT
                                                   7
#define USB ERRSTAT BTSERR WIDTH
                                                   1
#define USB ERRSTAT BTSERR(x)
(((uint8 t)(((uint8 t)(x)) << USB ERRSTAT BTSERR SHIFT)) & USB ERRSTAT BTSERR
MASK)
\overline{/}* ERREN Bit Fields */
#define USB ERREN PIDERREN MASK
                                                   0x1u
#define USB ERREN PIDERREN SHIFT
                                                   \cap
#define USB ERREN PIDERREN WIDTH
#define USB ERREN PIDERREN(x)
(((uint8 t) (((uint8 t) (x)) << USB ERREN PIDERREN SHIFT)) & USB ERREN PIDERREN
MASK)
#define USB ERREN CRC5EOFEN MASK
                                                   0x2u
#define USB ERREN CRC5EOFEN SHIFT
#define USB_ERREN_CRC5EOFEN_WIDTH
#define USB ERREN CRC5EOFEN(x)
(((uint8 t)(((uint8 t)(x)) << USB ERREN CRC5EOFEN SHIFT))&USB ERREN CRC5EOF
#define USB ERREN CRC16EN MASK
                                                   0x4u
#define USB ERREN CRC16EN SHIFT
                                                   2
#define USB ERREN CRC16EN WIDTH
                                                   1
#define USB ERREN CRC16EN(x)
(((uint8 t)(((uint8 t)(x)) << USB ERREN CRC16EN SHIFT))&USB ERREN CRC16EN M
ASK)
#define USB ERREN DFN8EN MASK
                                                   0x8u
#define USB ERREN DFN8EN SHIFT
                                                   3
#define USB ERREN DFN8EN WIDTH
                                                   1
#define USB ERREN DFN8EN(x)
(((uint8 t) (((uint8 t) (x)) << USB ERREN DFN8EN SHIFT)) &USB ERREN DFN8EN MAS
#define USB ERREN BTOERREN MASK
                                                   0x10u
#define USB ERREN BTOERREN SHIFT
                                                   4
#define USB ERREN BTOERREN WIDTH
#define USB ERREN BTOERREN(x)
(((uint8 t)(((uint8 t)(x)) << USB ERREN BTOERREN SHIFT)) & USB ERREN BTOERREN
MASK)
#define USB ERREN DMAERREN MASK
                                                   0x20u
```

```
#define USB ERREN DMAERREN SHIFT
#define USB ERREN DMAERREN WIDTH
#define USB ERREN DMAERREN(x)
(((uint8 t)(((uint8 t)(x)) << USB ERREN DMAERREN SHIFT)) & USB ERREN DMAERREN
MASK)
#define USB ERREN BTSERREN MASK
                                                   0x80u
#define USB ERREN BTSERREN SHIFT
                                                   7
#define USB ERREN BTSERREN WIDTH
#define USB ERREN BTSERREN(x)
(((uint8 t)(((uint8 t)(x)) << USB ERREN BTSERREN SHIFT)) & USB ERREN BTSERREN
MASK)
/* STAT Bit Fields */
#define USB STAT ODD MASK
                                                   0x4u
#define USB STAT ODD SHIFT
                                                   2
#define USB STAT ODD WIDTH
#define USB STAT ODD(x)
(((uint8_t)(((uint8_t)(x)) << USB_STAT_ODD_SHIFT)) &USB_STAT_ODD_MASK)
#define USB STAT TX MASK
                                                   0x8u
#define USB STAT TX SHIFT
                                                   3
#define USB STAT TX WIDTH
                                                   1
#define USB STAT TX(x)
(((uint8 t)(((uint8 t)(x)) << USB STAT TX SHIFT)) & USB STAT TX MASK)
#define USB STAT ENDP MASK
                                                   0xF0u
#define USB STAT ENDP SHIFT
                                                   4
#define USB STAT ENDP WIDTH
                                                   4
#define USB STAT ENDP(x)
(((uint8 t)(((uint8 t)(x)) << USB STAT ENDP SHIFT)) & USB STAT ENDP MASK)
/* CTL Bit Fields */
#define USB CTL USBENSOFEN MASK
                                                   0x1u
#define USB CTL USBENSOFEN SHIFT
                                                   0
#define USB_CTL_USBENSOFEN WIDTH
                                                   1
#define USB CTL USBENSOFEN(x)
(((uint8 t)(((uint8 t)(x)) << USB CTL USBENSOFEN SHIFT)) & USB CTL USBENSOFEN
MASK)
#define USB CTL ODDRST MASK
                                                   0x2u
#define USB CTL ODDRST SHIFT
                                                   1
#define USB_CTL_ODDRST_WIDTH
                                                   1
#define USB_CTL_ODDRST(x)
(((uint8 t)(((uint8 t)(x)) << USB CTL ODDRST SHIFT)) & USB CTL ODDRST MASK)
#define USB CTL RESUME MASK
                                                   0x4u
#define USB CTL RESUME SHIFT
                                                   2
#define USB CTL RESUME WIDTH
#define USB CTL RESUME(x)
(((uint8 t)(((uint8 t)(x)) << USB CTL RESUME SHIFT)) & USB CTL RESUME MASK)
#define USB CTL HOSTMODEEN MASK
                                                   0x8u
#define USB_CTL_HOSTMODEEN_SHIFT
                                                   3
#define USB CTL HOSTMODEEN WIDTH
#define USB CTL HOSTMODEEN(x)
(((uint8 t)(((uint8 t)(x)) << USB CTL HOSTMODEEN SHIFT)) & USB CTL HOSTMODEEN
MASK)
#define USB CTL RESET MASK
                                                   0x10u
#define USB CTL RESET SHIFT
#define USB_CTL_RESET_WIDTH
#define USB_CTL_RESET(x)
(((uint8 t) (((uint8 t)(x)) << USB CTL RESET SHIFT)) & USB CTL RESET MASK)
#define USB CTL TXSUSPENDTOKENBUSY MASK
                                            0x20u
#define USB CTL TXSUSPENDTOKENBUSY SHIFT
                                                   5
#define USB CTL TXSUSPENDTOKENBUSY WIDTH
```

```
#define USB CTL TXSUSPENDTOKENBUSY(x)
(((uint8 t)(((uint8 t)(x)) < USB CTL TXSUSPENDTOKENBUSY SHIFT)) & USB CTL TX
SUSPENDTOKENBUSY MASK)
#define USB_CTL_SE0_MASK
                                                   0x40u
#define USB CTL SE0 SHIFT
                                                   6
#define USB CTL SEO WIDTH
                                                   1
#define USB CTL SEO(x)
(((uint8 t)(((uint8 t)(x)) << USB CTL SEO SHIFT)) & USB CTL SEO MASK)
#define USB CTL JSTATE MASK
                                                   0x8011
#define USB CTL JSTATE SHIFT
                                                   7
#define USB CTL JSTATE WIDTH
                                                   1
#define USB CTL JSTATE(x)
(((uint8 t)(((uint8 t)(x)) << USB CTL JSTATE SHIFT)) &USB CTL JSTATE MASK)
/* ADDR Bit Fields */
#define USB ADDR ADDR MASK
                                                   0x7Fu
#define USB ADDR ADDR SHIFT
                                                   0
#define USB ADDR ADDR_WIDTH
#define USB ADDR ADDR(x)
(((uint8 t)(((uint8 t)(x)) << USB ADDR ADDR SHIFT)) & USB ADDR ADDR MASK)
#define USB ADDR LSEN MASK
                                                   0x80u
#define USB ADDR LSEN SHIFT
#define USB ADDR LSEN WIDTH
                                                   1
#define USB ADDR LSEN(x)
(((uint8 t)(((uint8 t)(x)) << USB ADDR LSEN SHIFT)) & USB ADDR LSEN MASK)
/* BDTPAGE1 Bit Fields */
#define USB BDTPAGE1 BDTBA MASK
                                                   0×FE11
#define USB BDTPAGE1 BDTBA SHIFT
                                                   1
#define USB BDTPAGE1 BDTBA WIDTH
#define USB BDTPAGE1 BDTBA(x)
(((uint8 t)(((uint8 t)(x)) << USB BDTPAGE1 BDTBA SHIFT)) & USB BDTPAGE1 BDTBA
MASK)
/* FRMNUML Bit Fields */
#define USB FRMNUML FRM MASK
                                                   0xFFu
#define USB FRMNUML FRM SHIFT
#define USB FRMNUML FRM WIDTH
                                                   8
#define USB FRMNUML FRM(x)
(((uint8 t)(((uint8 t)(x)) << USB FRMNUML FRM SHIFT)) & USB FRMNUML FRM MASK)
/* FRMNUMH Bit Fields */
#define USB FRMNUMH FRM MASK
                                                   0 \times 7 u
#define USB FRMNUMH FRM SHIFT
                                                   0
                                                   3
#define USB FRMNUMH FRM WIDTH
#define USB FRMNUMH FRM(x)
(((uint8 t)(((uint8 t)(x)) << USB FRMNUMH FRM SHIFT)) & USB FRMNUMH FRM MASK)
/* TOKEN Bit Fields */
#define USB TOKEN TOKENENDPT MASK
                                                   0xFu
#define USB_TOKEN_TOKENENDPT_SHIFT
                                                   \cap
#define USB TOKEN TOKENENDPT WIDTH
#define USB TOKEN TOKENENDPT(x)
(((uint8 t)(((uint8 t)(x)) << USB TOKEN TOKENENDPT SHIFT)) & USB TOKEN TOKENE
NDPT MASK)
#define USB TOKEN TOKENPID MASK
                                                   0xF0u
#define USB TOKEN TOKENPID SHIFT
#define USB_TOKEN_TOKENPID_WIDTH
#define USB_TOKEN_TOKENPID(x)
(((uint8 t) (((uint8 t) (x)) << USB TOKEN TOKENPID SHIFT)) &USB TOKEN TOKENPID
MASK)
/* SOFTHLD Bit Fields */
#define USB SOFTHLD CNT MASK
                                                   0xFFu
#define USB SOFTHLD CNT SHIFT
                                                   0
#define USB SOFTHLD CNT WIDTH
                                                   8
```

```
#define USB SOFTHLD CNT(x)
(((uint8 t) (((uint8 t) (x)) << USB SOFTHLD CNT SHIFT)) &USB SOFTHLD CNT MASK)
/* BDTPAGE2 Bit Fields */
#define USB BDTPAGE2 BDTBA MASK
                                                   0xFFu
#define USB BDTPAGE2 BDTBA SHIFT
#define USB BDTPAGE2 BDTBA WIDTH
                                                   8
#define USB BDTPAGE2 BDTBA(x)
(((uint8 t)(((uint8 t)(x))<<USB BDTPAGE2 BDTBA SHIFT))&USB BDTPAGE2 BDTBA
MASK)
/* BDTPAGE3 Bit Fields */
#define USB BDTPAGE3 BDTBA MASK
                                                   0xFFu
#define USB BDTPAGE3 BDTBA SHIFT
#define USB BDTPAGE3 BDTBA WIDTH
#define USB BDTPAGE3 BDTBA(x)
(((uint8 t)(((uint8 t)(x)) << USB BDTPAGE3 BDTBA SHIFT)) & USB BDTPAGE3 BDTBA
MASK)
/* ENDPT Bit Fields */
#define USB ENDPT EPHSHK MASK
                                                   0×111
#define USB ENDPT EPHSHK SHIFT
                                                   \cap
#define USB ENDPT EPHSHK WIDTH
                                                   1
#define USB ENDPT EPHSHK(x)
(((uint8 t)(((uint8 t)(x)) << USB ENDPT EPHSHK SHIFT)) & USB ENDPT EPHSHK MAS
#define USB ENDPT EPSTALL MASK
                                                   0x2u
#define USB ENDPT EPSTALL SHIFT
                                                   1
#define USB ENDPT EPSTALL WIDTH
#define USB ENDPT EPSTALL(x)
(((uint8 t)(((uint8 t)(x)) << USB ENDPT EPSTALL SHIFT)) & USB ENDPT EPSTALL M
ASK)
#define USB ENDPT EPTXEN MASK
                                                   0x4u
#define USB ENDPT EPTXEN SHIFT
                                                   2
#define USB ENDPT EPTXEN WIDTH
#define USB ENDPT EPTXEN(x)
(((uint8 t) (((uint8 t) (x)) << USB ENDPT EPTXEN SHIFT)) &USB ENDPT EPTXEN MAS
#define USB ENDPT EPRXEN MASK
                                                   0x8u
#define USB ENDPT EPRXEN SHIFT
                                                   3
#define USB_ENDPT_EPRXEN_WIDTH
#define USB ENDPT EPRXEN(x)
(((uint8 t)(((uint8 t)(x)) << USB ENDPT EPRXEN SHIFT)) & USB ENDPT EPRXEN MAS
#define USB ENDPT EPCTLDIS MASK
                                                   0x10u
#define USB ENDPT EPCTLDIS SHIFT
                                                   4
#define USB ENDPT EPCTLDIS WIDTH
                                                   1
#define USB ENDPT EPCTLDIS(x)
(((uint8 t)(((uint8 t)(x)) < USB ENDPT EPCTLDIS SHIFT)) & USB ENDPT EPCTLDIS
MASK)
#define USB ENDPT RETRYDIS MASK
                                                   0x40u
#define USB ENDPT RETRYDIS SHIFT
                                                   6
#define USB ENDPT RETRYDIS WIDTH
                                                   1
#define USB ENDPT RETRYDIS(x)
(((uint8 t) (((uint8 t) (x)) << USB ENDPT RETRYDIS SHIFT)) &USB ENDPT RETRYDIS
MASK)
#define USB ENDPT HOSTWOHUB MASK
                                                   0x80u
#define USB ENDPT HOSTWOHUB SHIFT
                                                   7
#define USB ENDPT HOSTWOHUB WIDTH
#define USB ENDPT HOSTWOHUB(x)
(((uint8 t)(((uint8 t)(x)) < USB ENDPT HOSTWOHUB SHIFT)) & USB ENDPT HOSTWOH
UB MASK)
/* USBCTRL Bit Fields */
```

```
#define USB USBCTRL PDE MASK
                                                  0x40u
#define USB USBCTRL PDE SHIFT
#define USB_USBCTRL_PDE_WIDTH
                                                  1
#define USB_USBCTRL_PDE(x)
(((uint8 t)(((uint8 t)(x)) << USB USBCTRL PDE SHIFT)) & USB USBCTRL PDE MASK)
#define USB USBCTRL SUSP MASK
                                                  0x80u
#define USB USBCTRL SUSP SHIFT
#define USB USBCTRL SUSP WIDTH
#define USB USBCTRL SUSP(x)
(((uint8 t)(((uint8 t)(x)) < USB USBCTRL SUSP SHIFT)) & USB USBCTRL SUSP MAS
/* OBSERVE Bit Fields */
#define USB OBSERVE DMPD MASK
                                                  0x10u
#define USB OBSERVE DMPD SHIFT
                                                  4
#define USB OBSERVE DMPD WIDTH
#define USB OBSERVE DMPD(x)
(((uint8_t)(((uint8_t)(x))<<USB_OBSERVE_DMPD_SHIFT))&USB_OBSERVE_DMPD_MAS</pre>
K)
#define USB OBSERVE DPPD MASK
                                                  0x40u
#define USB OBSERVE DPPD SHIFT
                                                  6
#define USB_OBSERVE_DPPD_WIDTH
#define USB OBSERVE DPPD(x)
(((uint8 t)(((uint8 t)(x)) << USB OBSERVE DPPD SHIFT)) & USB OBSERVE DPPD MAS
#define USB OBSERVE DPPU MASK
                                                  0x80u
#define USB OBSERVE DPPU SHIFT
#define USB OBSERVE DPPU WIDTH
                                                  1
#define USB OBSERVE DPPU(x)
(((uint8 t)(((uint8 t)(x))<<USB OBSERVE DPPU SHIFT))&USB OBSERVE DPPU MAS
K)
/* CONTROL Bit Fields */
#define USB CONTROL DPPULLUPNONOTG MASK
                                                  0x10u
#define USB CONTROL DPPULLUPNONOTG SHIFT
#define USB CONTROL DPPULLUPNONOTG WIDTH
#define USB CONTROL DPPULLUPNONOTG(x)
(((uint8 t)(((uint8 t)(x)) < USB CONTROL DPPULLUPNONOTG SHIFT)) & USB CONTRO
L DPPULLUPNONOTG MASK)
/* USBTRC0 Bit Fields */
#define USB USBTRC0 USB RESUME INT MASK
                                                  0x1u
#define USB USBTRCO USB RESUME INT SHIFT
                                                  \cap
#define USB USBTRCO USB RESUME INT WIDTH
#define USB USBTRC0 USB RESUME INT(x)
(((uint8 t)(((uint8 t)(x)) << USB USBTRCO USB RESUME INT SHIFT)) &USB USBTRC
0 USB RESUME INT MASK)
#define USB_USBTRC0_SYNC_DET_MASK
                                                  0x2u
#define USB_USBTRC0_SYNC_DET_SHIFT
                                                  1
#define USB USBTRC0 SYNC DET WIDTH
#define USB USBTRC0 SYNC DET(x)
(((uint8 t)(((uint8 t)(x)) << USB USBTRC0 SYNC DET SHIFT)) & USB USBTRC0 SYNC
DET MASK)
#define USB USBTRC0 USBRESMEN MASK
                                                  0x20u
#define USB USBTRCO USBRESMEN SHIFT
#define USB_USBTRCO_USBRESMEN_WIDTH
#define USB_USBTRCO_USBRESMEN(x)
(((uint8 t)(((uint8 t)(x)) << USB USBTRC0 USBRESMEN SHIFT)) &USB USBTRC0 USB
RESMEN MASK)
#define USB USBTRCO USBRESET MASK
                                                  0x80u
#define USB USBTRCO USBRESET SHIFT
                                                  7
#define USB USBTRC0 USBRESET WIDTH
                                                  1
```

```
#define USB USBTRCO USBRESET(x)
(((uint8 t)(((uint8 t)(x)) << USB USBTRC0 USBRESET SHIFT)) & USB USBTRC0 USBR
ESET MASK)
/* USBFRMADJUST Bit Fields */
#define USB USBFRMADJUST ADJ MASK
                                                 0 \times FF11
#define USB USBFRMADJUST ADJ SHIFT
#define USB USBFRMADJUST ADJ WIDTH
                                                  8
#define USB USBFRMADJUST ADJ(x)
(((uint8 t)(((uint8 t)(x)) << USB USBFRMADJUST ADJ SHIFT)) & USB USBFRMADJUST
ADJ MASK)
/ * !
* @ }
 */ /* end of group USB Register Masks */
/* USB - Peripheral instance base addresses */
/** Peripheral USBO base address */
#define USB0 BASE
                                                  (0x40072000u)
/** Peripheral USBO base pointer */
#define USB0
                                                  ((USB Type *)USB0 BASE)
#define USB0 BASE PTR
                                                  (USB0)
/** Array in\overline{\mathrm{i}}tial\overline{\mathrm{i}}zer of USB peripheral base addresses */
#define USB BASE ADDRS
/** Array initializer of USB peripheral base pointers */
#define USB BASE PTRS
                                                  { USBO }
/* -----
   -- USB - Register accessor macros
---- */
* @addtogroup USB Register Accessor Macros USB - Register accessor
macros
 * @ {
 */
/* USB - Register instance definitions */
/* USB0 */
#define USB0 PERID
                                                  USB PERID REG(USB0)
#define USB0 IDCOMP
                                                  USB IDCOMP REG(USB0)
#define USB0 REV
                                                  USB REV REG(USB0)
#define USB0_ADDINFO
                                                  USB ADDINFO REG(USB0)
#define USB0 OTGISTAT
                                                  USB OTGISTAT REG(USB0)
                                                  USB OTGICR REG(USB0)
#define USB0 OTGICR
#define USB0 OTGSTAT
                                                  USB OTGSTAT REG(USB0)
#define USB0 OTGCTL
                                                  USB OTGCTL REG(USB0)
#define USB0 ISTAT
                                                  USB ISTAT REG(USB0)
#define USB0 INTEN
                                                  USB INTEN REG(USB0)
#define USB0 ERRSTAT
                                                  USB ERRSTAT REG(USB0)
#define USB0_ERREN
                                                  USB ERREN REG(USB0)
                                                  USB STAT REG(USB0)
#define USB0 STAT
#define USB0 CTL
                                                  USB CTL REG(USB0)
#define USB0 ADDR
                                                  USB ADDR REG(USB0)
#define USB0 BDTPAGE1
                                                  USB BDTPAGE1 REG(USB0)
#define USB0 FRMNUML
                                                  USB FRMNUML REG(USB0)
#define USB0 FRMNUMH
                                                  USB FRMNUMH REG(USB0)
```

```
#define USB0 TOKEN
                                                   USB TOKEN REG(USB0)
#define USB0 SOFTHLD
                                                   USB SOFTHLD REG(USB0)
                                                   USB_BDTPAGE2_REG(USB0)
#define USB0_BDTPAGE2
#define USB0_BDTPAGE3
                                                   USB BDTPAGE3 REG(USB0)
#define USB0 ENDPT0
                                                   USB ENDPT REG(USB0,0)
#define USB0 ENDPT1
                                                   USB ENDPT REG(USB0,1)
#define USB0 ENDPT2
                                                   USB ENDPT REG(USB0,2)
#define USB0 ENDPT3
                                                   USB ENDPT REG(USB0,3)
                                                   USB ENDPT REG(USB0,4)
#define USB0 ENDPT4
                                                   USB ENDPT REG(USB0,5)
#define USB0 ENDPT5
                                                   USB ENDPT REG(USB0,6)
#define USB0 ENDPT6
#define USB0 ENDPT7
                                                   USB ENDPT REG(USB0,7)
#define USB0_ENDPT8
                                                   USB ENDPT REG(USB0,8)
#define USB0 ENDPT9
                                                   USB ENDPT REG(USB0,9)
#define USB0 ENDPT10
                                                   USB ENDPT REG(USB0, 10)
#define USB0 ENDPT11
                                                   USB ENDPT REG(USB0,11)
#define USB0 ENDPT12
                                                   USB ENDPT REG(USB0, 12)
                                                   USB ENDPT REG(USB0,13)
#define USB0 ENDPT13
#define USB0 ENDPT14
                                                   USB ENDPT REG(USB0,14)
#define USB0 ENDPT15
                                                   USB ENDPT REG(USB0, 15)
#define USB0_USBCTRL
                                                   USB USBCTRL REG(USB0)
#define USB0 OBSERVE
                                                   USB OBSERVE REG(USB0)
#define USB0 CONTROL
                                                   USB CONTROL REG(USB0)
#define USB0 USBTRC0
                                                   USB USBTRC0 REG(USB0)
#define USB0 USBFRMADJUST
USB USBFRMADJUST REG(USB0)
/* USB - Register array accessors */
#define USB0 ENDPT(index)
USB ENDPT REG(USB0, index)
/*!
* @ }
 */ /* end of group USB Register Accessor Macros */
/*!
 */ /* end of group USB Peripheral_Access_Layer */
/*
** End of section using anonymous unions
* /
#if defined(__ARMCC_VERSION)
  #pragma pop
#elif defined( CWCC )
  #pragma pop
#elif defined( GNUC )
 /* leave anonymous unions enabled */
#elif defined( IAR SYSTEMS ICC )
  #pragma language=default
  #error Not supported compiler type
#endif
/*!
 * @ }
 ^{\star}/ /* end of group Peripheral access layer ^{\star}/
```

```
-- Backward Compatibility
  ______
---- */
/*!
 * @addtogroup Backward Compatibility Symbols Backward Compatibility
 */
#define DMA REQC ARR DMAC MASK
This symbol has been deprecated
#define DMA REQC ARR DMAC SHIFT
This symbol has been deprecated
#define DMA REQC ARR DMAC(x)
This symbol has been deprecated
#define DMA REQC ARR CFSM MASK
This symbol has been deprecated
#define DMA REQC ARR CFSM SHIFT
This symbol has been deprecated
#define DMA REQCO
This symbol has been deprecated
#define DMA REQC1
This symbol has been deprecated
#define DMA REQC2
This symbol has been deprecated
#define DMA REQC3
This symbol has been deprecated
#define MCG S LOLS MASK
                                                MCG S LOLSO MASK
#define MCG S LOLS SHIFT
                                                MCG S LOLSO SHIFT
#define SIM FCFG2 MAXADDR MASK
                                                SIM FCFG2 MAXADDRO MASK
#define SIM FCFG2 MAXADDR SHIFT
                                                SIM FCFG2 MAXADDR0 SHIFT
#define SIM FCFG2 MAXADDR
                                                SIM FCFG2 MAXADDR0
#define SPI_C2_SPLPIE_MASK
This_symbol_has_been_deprecated
#define SPI_C2_SPLPIE SHIFT
This symbol has been deprecated
#define UART C4 LBKDDMAS MASK
This symbol has been deprecated
#define UART C4 LBKDDMAS SHIFT
This symbol has been deprecated
#define UART_C4_ILDMAS_MASK
This_symbol_has_been_deprecated
#define UART_C4_ILDMAS_SHIFT
This symbol has been deprecated
#define UART C4 TCDMAS MASK
This symbol has been deprecated
#define UART C4 TCDMAS SHIFT
This symbol has been deprecated
#define UARTLP Type
                                                UARTO Type
#define UARTLP_BDH_REG
                                                UARTO BDH REG
#define UARTLP BDL REG
                                                UARTO BDL REG
#define UARTLP C1 REG
                                                UARTO C1 REG
#define UARTLP C2 REG
                                                UARTO C2 REG
#define UARTLP S1 REG
                                                UARTO S1 REG
#define UARTLP S2 REG
                                                UARTO S2 REG
#define UARTLP C3 REG
                                                UARTO C3 REG
```

```
#define UARTLP D REG
                                                       UARTO D REG
#define UARTLP MA1 REG
                                                       UARTO MA1 REG
#define UARTLP_MA2_REG
                                                       UARTO MA2 REG
#define UARTLP_C4_REG
                                                       UARTO_C4_REG
#define UARTLP C5 REG
                                                       UARTO C5 REG
#define UARTLP BDH SBR MASK
                                                       UARTO BDH SBR MASK
#define UARTLP_BDH_SBR_SHIFT
#define UARTLP_BDH_SBR(x)
                                                       UARTO BDH SBR SHIFT
#define UARTLP BDH SBR(x)
                                                       UARTO BDH SBR(x)
#define UARTLP_BDH_SBNS_MASK
                                                       UARTO BDH SBNS MASK
#define UARTLP_BDH_SBNS_MASK

#define UARTLP_BDH_RXEDGIE_MASK

#define UARTLP_BDH_RXEDGIE_SHIFT

#define UARTLP_BDH_RXEDGIE_SHIFT
                                                       UARTO BDH SBNS SHIFT
                                                       UARTO BDH RXEDGIE MASK
                                                       UARTO BDH RXEDGIE SHIFT
#define UARTLP_BDH_LBKDIE_MASK
#define UARTLP_BDH_LBKDIE_SHIFT
                                                       UARTO BDH LBKDIE MASK
                                                       UARTO BDH LBKDIE SHIFT
#define UARTLP BDL SBR MASK
                                                       UARTO BDL SBR MASK
#define UARTLP BDL SBR SHIFT
                                                       UARTO BDL SBR SHIFT
#define UARTLP BDL SBR(x)
                                                       UARTO BDL SBR(x)
#define UARTLP C1 PT MASK
                                                       UARTO C1 PT MASK
#define UARTLP C1 PT SHIFT
                                                       UARTO C1 PT SHIFT
#define UARTLP_C1_PE_MASK
                                                       UARTO C1 PE MASK
#define UARTLP_C1_PE_SHIFT
                                                       UARTO_C1_PE_SHIFT
#define UARTLP_C1_ILT_MASK
                                                       UARTO C1 ILT MASK
#define UARTLP_C1_ILT_SHIFT
                                                       UARTO C1 ILT SHIFT
#define UARTLP C1 WAKE MASK
                                                       UARTO C1 WAKE MASK
#define UARTLP_C1_WAKE_SHIFT
                                                       UARTO C1 WAKE SHIFT
#define UARTLP C1 M MASK
                                                       UARTO C1 M MASK
#define UARTLP_C1_M_SHIFT
                                                       UARTO C1 M SHIFT
#define UARTLP_C1_RSRC_MASK
#define UARTLP_C1_RSRC_SHIFT
                                                       UARTO C1 RSRC MASK
                                                       UARTO_C1_RSRC_SHIFT
#define UARTLP_C1_DOZEEN_MASK
#define UARTLP_C1_DOZEEN_SHIFT
                                                       UARTO_C1_DOZEEN_MASK
                                                       UARTO C1 DOZEEN SHIFT
                                                       UARTO C1 LOOPS MASK
#define UARTLP C1 LOOPS MASK
#define UARTLP C1 LOOPS SHIFT
                                                       UARTO C1 LOOPS SHIFT
#define UARTLP C2 SBK MASK
                                                       UARTO C2 SBK MASK
#define UARTLP C2 SBK SHIFT
                                                       UARTO C2 SBK SHIFT
#define UARTLP_C2_RWU_MASK
                                                       UARTO C2 RWU MASK
                                                       UARTO_C2_RWU_SHIFT
#define UARTLP_C2_RWU_SHIFT
#define UARTLP_C2_RE_MASK
                                                       UARTO_C2_RE_MASK
#define UARTLP_C2_RE_SHIFT
                                                       UARTO_C2_RE_SHIFT
#define UARTLP C2 TE MASK
                                                       UARTO C2 TE MASK
#define UARTLP C2 TE SHIFT
                                                       UARTO C2 TE SHIFT
#define UARTLP C2 ILIE MASK
                                                       UARTO C2 ILIE MASK
#define UARTLP C2 ILIE SHIFT
                                                       UARTO C2 ILIE SHIFT
#define UARTLP_C2_RIE_MASK
#define UARTLP_C2_RIE_SHIFT
                                                       UARTO C2 RIE MASK
                                                       UARTO_C2_RIE_SHIFT
UARTO_C2_TCIE_MASK
#define UARTLP_C2_TCIE_MASK
#define UARTLP_C2_TCIE_SHIFT
                                                       UARTO_C2_TCIE_SHIFT
#define UARTLP C2 TIE MASK
                                                       UARTO C2 TIE MASK
#define UARTLP C2 TIE SHIFT
                                                       UARTO C2 TIE SHIFT
#define UARTLP S1 PF MASK
                                                       UARTO S1 PF MASK
#define UARTLP S1 PF SHIFT
                                                       UARTO S1 PF SHIFT
#define UARTLP S1 FE MASK
                                                       UARTO S1 FE MASK
#define UARTLP_S1_FE_SHIFT
                                                       UARTO S1 FE SHIFT
                                                       UARTO_S1_NF_MASK
#define UARTLP_S1_NF_MASK
                                                       UARTO_S1_NF_SHIFT
#define UARTLP_S1_NF_SHIFT
                                        UARTO_S1_OR_MASK
UARTO_S1_OR_SHIFT
UARTO_S1_IDLE_MASK
UARTO_S1_IDLE_SHIFT
UARTO_S1_RDRF_MASK
#define UARTLP S1 OR MASK
                                                       UARTO S1 OR MASK
#define UARTLP_S1_OR_SHIFT
#define UARTLP_S1_IDLE_MASK
#define UARTLP_S1_IDLE_SHIFT
#define UARTLP S1 RDRF MASK
                                                       UARTO S1 RDRF MASK
```

```
#define UARTLP_S1_RDRF_SHIFT
                                                               UARTO S1 RDRF SHIFT
#define UARTLP_S1_TC_MASK
#define UARTLP_S1_TC_SHIFT
#define UARTLP_S1_TDRE_MASK
                                                               UARTO_S1_TC_MASK
UARTO_S1_TC_SHIFT
UARTO_S1_TDRE_MASK
#define UARTLP_S1_TDRE_SHIFT
                                                               UARTO_S1_TDRE_SHIFT
#define UARTLP S2 RAF MASK
                                                               UARTO S2 RAF MASK
#define UARTLP S2 RAF SHIFT
                                                               UARTO S2 RAF SHIFT
#define UARTLP S2 LBKDE MASK
                                                               UARTO S2 LBKDE MASK
#define UARTLP_S2_LBKDE_MASK
#define UARTLP_S2_LBKDE_SHIFT
#define UARTLP_S2_BRK13_MASK
#define UARTLP_S2_BRK13_SHIFT
#define UARTLP_S2_RWUID_MASK
#define UARTLP_S2_RWUID_SHIFT
#define UARTLP_S2_RXINV_MASK
#define UARTLP_S2_RXINV_SHIFT
                                                               UARTO S2 LBKDE SHIFT
                                                               UARTO S2 BRK13 MASK
                                                               UARTO S2 BRK13 SHIFT
                                                               UARTO_S2_RWUID_MASK
                                                               UARTO_S2_RWUID_SHIFT
                                                               UARTO S2 RXINV MASK
                                                              UARTO S2 RXINV SHIFT
#define UARTLP_S2_MSBF_MASK
                                                              UARTO S2 MSBF MASK
#define UARTLP S2 MSBF SHIFT
                                                              UARTO S2 MSBF SHIFT
#define UARTLP_S2_RXEDGIF_MASK
                                                             UARTO S2 RXEDGIF MASK
#define UARTLP_S2_RXEDGIF_SHIFT #define UARTLP_S2_LBKDIF_MASK
                                                             UARTO S2 RXEDGIF SHIFT
#define UARTLP_S2_LBKDIF_MASK
#define UARTLP_S2_LBKDIF_SHIFT
                                                             UARTO S2 LBKDIF MASK
                                                               UARTO_S2_LBKDIF_SHIFT
#define UARTLP C3 PEIE MASK
                                                               UARTO C3 PEIE MASK
#define UARTLP C3 PEIE SHIFT
                                                               UARTO C3 PEIE SHIFT
#define UARTLP C3 FEIE MASK
                                                               UARTO C3 FEIE MASK
#define UARTLP_C3_FEIE_SHIFT
#define UARTLP_C3_NEIE_MASK
#define UARTLP_C3_NEIE_SHIFT
#define UARTLP_C3_ORIE_MASK
#define UARTLP_C3_ORIE_SHIFT
#define UARTLP_C3_TXINV_MASK
#define UARTLP_C3_TXINV_SHIFT
#define UARTLP_C3_TXDIR_MASK
#define UARTLP_C3_TXDIR_SHIFT
#define UARTLP_C3_R9T8_MASK
#define UARTLP_C3_R9T8_MASK
#define UARTLP C3 FEIE SHIFT
                                                               UARTO C3 FEIE SHIFT
                                                               UARTO C3 NEIE MASK
                                                               UARTO C3 NEIE SHIFT
                                                               UARTO C3 ORIE MASK
                                                               UARTO_C3_ORIE_SHIFT
                                                               UARTO_C3_TXINV_MASK
                                                               UARTO C3 TXINV SHIFT
                                                               UARTO C3 TXDIR MASK
                                                               UARTO C3 TXDIR SHIFT
                                                               UARTO C3 R9T8 MASK
#define UARTLP C3 R9T8 SHIFT
                                                               UARTO C3 R9T8 SHIFT
#define UARTLP_C3_R8T9_MASK
                                                               UARTO C3 R8T9 MASK
#define UARTLP_C3_R8T9_SHIFT
                                                               UARTO C3 R8T9 SHIFT
#define UARTLP_D_R0T0_MASK
                                                               UARTO_D_ROTO_MASK
#define UARTLP_D_ROTO_SHIFT
                                                               UARTO_D_ROTO_SHIFT
#define UARTLP D R1T1 MASK
                                                               UARTO D R1T1 MASK
#define UARTLP D R1T1 SHIFT
                                                               UARTO D R1T1 SHIFT
#define UARTLP D R2T2 MASK
                                                               UARTO D R2T2 MASK
                                 U.

UAR

UARTO_1

UARTO_D_.

UARTO_MA1_

UARTO_MA1_

UARTO_MA1_MA.

UARTO_MA2_MA_MA.

UARTO_MA2_MA_SHT

UARTO_MA2_MA_SHT

UARTO_C4_OSR
#define UARTLP D R2T2 SHIFT
                                                               UARTO D R2T2 SHIFT
#define UARTLP_D_R3T3_MASK
#define UARTLP_D_R3T3_SHIFT
                                                               UARTO D R3T3 MASK
                                                               UARTO D R3T3 SHIFT
                                                               UARTO_D_R4T4_MASK
#define UARTLP_D_R4T4_MASK
                                                               UARTO D R4T4 SHIFT
#define UARTLP_D_R4T4_SHIFT
#define UARTLP D R5T5 MASK
                                                               UARTO D R5T5 MASK
                                                               UARTO D R5T5 SHIFT
#define UARTLP D R5T5 SHIFT
#define UARTLP D R6T6 MASK
                                                               UARTO D R6T6 MASK
                                                               UARTO D R6T6 SHIFT
#define UARTLP D R6T6 SHIFT
#define UARTLP D R7T7 MASK
                                                               UARTO D R7T7 MASK
#define UARTLP_D_R7T7_SHIFT
                                                               UARTO D R7T7 SHIFT
                                                               UARTO MA1 MA MASK
#define UARTLP_MA1_MA_MASK
                                                               UARTO_MA1_MA_SHIFT
#define UARTLP_MA1_MA_SHIFT
#define UARTLP MA1 MA(x)
#define UARTLP MA2 MA MASK
                                                               UARTO MA2 MA MASK
#define UARTLP MA2 MA SHIFT
                                                             UARTO MA2 MA SHIFT
#define UARTLP MA2 MA(x)
#define UARTLP C4 OSR MASK
                                                               UARTO C4 OSR MASK
```

#define UARTLP C4 OSR SHIFT	UARTO C4 OSR SHIFT
#define UARTLP_C4_OSR(x)	UARTO_C4_OSR(x)
#define UARTLP_C4_M10_MASK	UARTO_C4_M10_MASK
#define UARTLP_C4_M10_SHIFT	UARTO_C4_M10_SHIFT
<pre>#define UARTLP_C4_MAEN2_MASK</pre>	UARTO_C4_MAEN2_MASK
<pre>#define UARTLP_C4_MAEN2_SHIFT</pre>	UARTO_C4_MAEN2_SHIFT
#define UARTLP_C4_MAEN1_MASK	UARTO_C4_MAEN1_MASK
#define UARTLP C4 MAEN1 SHIFT	UARTO C4 MAEN1 SHIFT
#define UARTLP C5 RESYNCDIS MASK	UARTO C5 RESYNCDIS MASK
#define UARTLP C5 RESYNCDIS SHIFT	UARTO C5 RESYNCDIS SHIFT
#define UARTLP C5 BOTHEDGE MASK	UARTO C5 BOTHEDGE MASK
#define UARTLP C5 BOTHEDGE SHIFT	UARTO C5 BOTHEDGE SHIFT
#define UARTLP C5 RDMAE MASK	UARTO C5 RDMAE MASK
#define UARTLP C5 RDMAE SHIFT	UARTO C5 RDMAE SHIFT
#define UARTLP C5 TDMAE MASK	UARTO C5 TDMAE MASK
#define UARTLP_C5_TDMAE_SHIFT	UARTO_C5_TDMAE_SHIFT
#define UARTLP_BASES	UARTLP_BASES
#define NV_FOPT_EZPORT_DIS_MASK	
This_symbol_has_been_deprecated	
#define NV_FOPT_EZPORT_DIS_SHIFT	
This_symbol_has_been_deprecated	
#define ADC BASES	ADC BASE PTRS
#define CMP BASES	CMP BASE PTRS
#define DAC BASES	DAC BASE PTRS
#define DMA BASES	DMA BASE PTRS
#define DMAMUX BASES	DMAMUX BASE PTRS
#define FPTA BASE PTR	FGPIOA BASE PTR
#define FPTA BASE	FGPIOA BASE
#define FPTA	FGPIOA
#define FPTB_BASE_PTR	FGPIOB_BASE_PTR
#define FPTB_BASE	FGPIOB_BASE
#define FPTB	FGPIOB
#define FPTC_BASE_PTR	FGPIOC_BASE_PTR
#define FPTC_BASE	FGPIOC_BASE
#define FPTC	FGPIOC
#define FPTD_BASE_PTR	FGPIOD_BASE_PTR
#define FPTD_BASE	FGPIOD_BASE
#define FPTD	FGPIOD
#define FPTE BASE PTR	FGPIOE BASE PTR
#define FPTE BASE	FGPIOE BASE
#define FPTE	FGPIOE
#define FGPIO BASES	FGPIO BASE PTRS
#define FTFA BASES	FTFA BASE PTRS
#define PTA BASE PTR	GPIOA BASE PTR
#define PTA BASE	GPIOA BASE
#define PTA	GPIOA GPIOA
#define PTB_BASE_PTR	GPIOB_BASE_PTR
#define PTB_BASE	GPIOB_BASE
#define PTB	GPIOB
#define PTC_BASE_PTR	GPIOC_BASE_PTR
#define PTC_BASE	GPIOC_BASE
#define PTC	GPIOC
#define PTD_BASE_PTR	GPIOD_BASE_PTR
#define PTD_BASE	GPIOD_BASE
#define PTD	GPIOD
#define PTE BASE PTR	GPIOE BASE PTR
#define PTE BASE	GPIOE BASE
#define PTE	GPIOE
#define GPIO BASES	GPIO BASE PTRS
#define I2C BASES	I2C BASE PTRS
MOLITIC 120 DADEO	120 DADE I IND

```
#define LLWU BASES
                                                  LLWU BASE PTRS
                                                  LPTMR BASE PTRS
#define LPTMR BASES
#define MCG BASES
                                                  MCG BASE PTRS
#define MCM BASES
                                                  MCM BASE PTRS
#define MTB BASES
                                                  MTB BASE PTRS
#define MTBDWT BASES
                                                  MTBDWT BASE PTRS
#define NV BASES
                                                  NV BASES
#define OSC BASES
                                                  OSC BASE PTRS
                                                  PIT BASE PTRS
#define PIT BASES
                                                  PMC BASE PTRS
#define PMC BASES
#define PORT BASES
                                                  PORT BASE PTRS
#define RCM BASES
                                                  RCM BASE PTRS
#define ROM BASES
                                                  ROM BASE PTRS
#define RTC BASES
                                                  RTC BASE PTRS
#define SIM BASES
                                                  SIM BASE PTRS
#define SMC BASES
                                                  SMC BASE PTRS
#define SPI BASES
                                                  SPI BASE PTRS
#define TPM BASES
                                                  TPM BASE PTRS
#define TSI BASES
                                                  TSI BASE PTRS
#define UART BASES
                                                  UART BASE PTRS
#define UARTO BASES
                                                  UARTO BASE PTRS
#define USB BASES
                                                  USB BASE PTRS
#define LPTimer IRQn
                                                  LPTMR0 IRQn
#define LPTimer IRQHandler
                                                  LPTMR0 IRQHandler
#define LLW IROn
                                                 LLWU IROn
#define LLW IRQHandler
                                                  LLWU IRQHandler
/*!
* @ }
 */ /* end of group Backward Compatibility Symbols */
#else /* #if !defined(MKL25Z4 H ) */
  /* There is already included the same memory map. Check if it is
compatible (has the same major version) */
  #if (MCU MEM MAP VERSION != 0x0200u)
    #if (!defined(MCU MEM MAP SUPPRESS VERSION WARNING))
      #warning There are included two not compatible versions of memory
maps. Please check possible differences.
    #endif /* (!defined(MCU MEM MAP SUPPRESS VERSION WARNING)) */
  #endif /* (MCU MEM MAP VERSION != 0x0200u) */
#endif /* #if !defined(MKL25Z4 H ) */
/* MKL25Z4.h, eof. */
/*
* uart.h
 * Created on: Jul 16, 2017
      Author: Sreela Pavani
 */
#ifndef SOURCES UART H
#define SOURCES UART H
#include <stdio.h>
#include <stdint.h>
#include "circbuf.h"
#define baudrate 115200
#define osr 16
```

```
#define TXBUF LENGTH 400
#define RXBUF LENGTH 16
CB t *tx buf, *rx buf;
void UART configure();
uint8 t UART send(uint8 t *character);
uint8 t UART send n(uint8 t *data , uint8 t length);
uint8 t UART receive(uint8 t *receivedchar);
uint8 t UART receive n(uint8 t *receivedata , uint8 t length);
void UARTO IRQHandler();
#endif /* SOURCES UART H */
**//**
* @file
         core cmInstr.h
* @brief CMSIS Cortex-M Core Instruction Access Header File
* @version V4.10
          18. March 2015
* @date
* @note
*************************
/* Copyright (c) 2009 - 2014 ARM LIMITED
```

All rights reserved.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

- Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
- Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
- Neither the name of ARM nor the names of its contributors may be used

to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS

AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE

IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE

ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS

LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS

INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN

CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)

ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE

```
POSSIBILITY OF SUCH DAMAGE.
----*/
#ifndef CORE CMINSTR H
#define _ CORE CMINSTR H
/* ###################### Core Instruction Access
############ */
/** \defgroup CMSIS Core InstructionInterface CMSIS Core Instruction
Interface
 Access to dedicated instructions
 @ {
* /
\#if defined ( CC ARM ) /*----RealView Compiler -----
____*/
/* ARM armcc specific functions */
#if ( ARMCC VERSION < 400677)</pre>
 #error "Please use ARM Compiler Toolchain V4.0.677 or later!"
#endif
/** \brief No Operation
   No Operation does nothing. This instruction can be used for code
alignment purposes.
*/
#define NOP
                                        __nop
/** \brief Wait For Interrupt
   Wait For Interrupt is a hint instruction that suspends execution
   until one of a number of events occurs.
                                         __wfi
#define WFI
/** \brief Wait For Event
   Wait For Event is a hint instruction that permits the processor to
enter
   a low-power state until one of a number of events occurs.
                                        __wfe
#define WFE
/** \brief Send Event
   Send Event is a hint instruction. It causes an event to be signaled
to the CPU.
* /
                                         __sev
#define SEV
/** \brief Instruction Synchronization Barrier
```

```
Instruction Synchronization Barrier flushes the pipeline in the
processor,
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
#define ISB() do {\
                    schedule barrier();\
                    isb(0xF); \
                   schedule_barrier();\
                } while (0)
/** \brief Data Synchronization Barrier
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this
instruction complete.
 */
#define DSB() do {\
                   __schedule_barrier();\
                   \__dsb(0xF);
                    schedule barrier();\
                } while (0)
/** \brief Data Memory Barrier
    This function ensures the apparent order of the explicit memory
operations before
    and after the instruction, without ensuring their completion.
#define DMB() do {\
                   __schedule_barrier();\
                   \_dmb(0xF)^{-}
                    schedule barrier();\
                } while (0)
/** \brief Reverse byte order (32 bit)
    This function reverses the byte order in integer value.
    \param [in]
                 value Value to reverse
                         Reversed value
    \return
#define REV
                                          __rev
/** \brief Reverse byte order (16 bit)
    This function reverses the byte order in two unsigned short values.
                 value Value to reverse
    \param [in]
    \return
                         Reversed value
#ifndef NO EMBEDDED ASM
 attribute ((section(".rev16 text"))) STATIC INLINE ASM uint32 t
 REV16(uint32_t value)
 rev16 r0, r0
 bx lr
}
```

```
#endif
/** \brief Reverse byte order in signed short value
    This function reverses the byte order in a signed short value with
sign extension to integer.
    \param [in] value Value to reverse
    \return
                         Reversed value
#ifndef __NO_EMBEDDED ASM
 _attribute__((section(".revsh_text")))    __STATIC_INLINE    __ASM int32_t
REVSH(int32 t value)
 revsh r0, r0
 bx lr
#endif
/** \brief Rotate Right in unsigned value (32 bit)
    This function Rotate Right (immediate) provides the value of the
contents of a register rotated by a variable number of bits.
    \param [in] value Value to rotate
\param [in] value Number of Bits to rotate
    \param [in]
    \return
                          Rotated value
#define ROR
                                           ror
/** \brief Breakpoint
    This function causes the processor to enter Debug state.
    Debug tools can use this to investigate system state when the
instruction at a particular address is reached.
    \param [in]
                  value is ignored by the processor.
                   If required, a debugger can use it to store additional
information about the breakpoint.
 */
#define BKPT(value)
                                            breakpoint(value)
/** \brief Reverse bit order of value
    This function reverses the bit order of the given value.
    \param [in] value Value to reverse
                          Reversed value
    \return
         ( CORTEX M >= 0x03) || ( CORTEX SC >= 300)
 #define RBIT
attribute ((always inline)) STATIC INLINE uint32 t RBIT(uint32 t
value)
```

int32 t s = 4 / * sizeof(v) * / * 8 - 1; / / extra shift needed at end

uint32 t result;

```
result = value;
                                      // r will be reversed bits of v;
first get LSB of v
 for (value >>= 1; value; value >>= 1)
   result <<= 1;
   result |= value & 1;
   s--;
                                     // shift when v's highest bits are
 result <<= s;
zero
 return (result);
#endif
/** \brief Count leading zeros
    This function counts the number of leading zeros of a data value.
    \param [in] value Value to count the leading zeros
    \return
                       number of leading zeros in value
                                          __clz
#define CLZ
#if
          ( CORTEX M \geq 0x03) || ( CORTEX SC \geq 300)
/** \brief LDR Exclusive (8 bit)
    This function executes a exclusive LDR instruction for 8 bit value.
    \param [in] ptr Pointer to data
    \return
                       value of type uint8 t at (*ptr)
#define __LDREXB(ptr)
                                          ((uint8 t ) ldrex(ptr))
/** \brief LDR Exclusive (16 bit)
    This function executes a exclusive LDR instruction for 16 bit values.
    \param [in] ptr Pointer to data
\return value of type uint16_t at (*ptr)
#define __LDREXH(ptr)
                                          ((uint16_t) __ldrex(ptr))
/** \brief LDR Exclusive (32 bit)
    This function executes a exclusive LDR instruction for 32 bit values.
    \param [in] ptr Pointer to data
                  value of type uint32_t at (*ptr)
    \return
#define LDREXW(ptr)
                                          ((uint32 t ) ldrex(ptr))
/** \brief STR Exclusive (8 bit)
```

```
\param [in] value Value to store
\param [in] ptr Pointer to location
                 0 Function succeeded
    \return
                   1 Function failed
    \return
*/
                                          __strex(value, ptr)
#define STREXB(value, ptr)
/** \brief STR Exclusive (16 bit)
    This function executes a exclusive STR instruction for 16 bit values.
    \param [in] value Value to store
    \param [in] ptr Pointer to location
                   0 Function succeeded
    \return
                     1 Function failed
    \return
                                          strex(value, ptr)
#define STREXH(value, ptr)
/** \brief STR Exclusive (32 bit)
    This function executes a exclusive STR instruction for 32 bit values.
    \param [in] value Value to store
    \param [in] ptr Pointer to location
\return 0 Function succeeded
    \return
                    1 Function failed
*/
                                          __strex(value, ptr)
#define STREXW(value, ptr)
/** \brief Remove the exclusive lock
    This function removes the exclusive lock which is created by LDREX.
* /
#define CLREX
                                          __clrex
/** \brief Signed Saturate
    This function saturates a signed value.
    \param [in] value Value to be saturated
    \param [in] sat Bit position to saturate to (1..32)
    \return
                       Saturated value
*/
#define SSAT
                                          ssat
/** \brief Unsigned Saturate
    This function saturates an unsigned value.
    \param [in] value Value to be saturated
    \param [in] sat Bit position to saturate to (0..31)
    \return
                       Saturated value
```

This function executes a exclusive STR instruction for 8 bit values.

```
* /
#define USAT
                                         __usat
/** \brief Rotate Right with Extend (32 bit)
    This function moves each bit of a bitstring right by one bit.
    The carry input is shifted in at the left end of the bitstring.
    \param [in] value Value to rotate
    \return
                         Rotated value
#ifndef NO EMBEDDED ASM
attribute ((section(".rrx text"))) STATIC INLINE ASM uint32 t
 RRX(uint32 t value)
 rrx r0, r0
 bx lr
#endif
/** \brief LDRT Unprivileged (8 bit)
   This function executes a Unprivileged LDRT instruction for 8 bit
value.
    \param [in] ptr Pointer to data
                 value of type uint8 t at (*ptr)
    \return
#define LDRBT(ptr)
                                          ((uint8 t ) ldrt(ptr))
/** \brief LDRT Unprivileged (16 bit)
   This function executes a Unprivileged LDRT instruction for 16 bit
values.
    \param [in] ptr Pointer to data
    \return value of type uint16 t at (*ptr)
#define LDRHT(ptr)
                                          ((uint16 t) ldrt(ptr))
/** \brief LDRT Unprivileged (32 bit)
    This function executes a Unprivileged LDRT instruction for 32 bit
values.
    \param [in] ptr Pointer to data
\return value of type uint32
                 value of type uint32 t at (*ptr)
    \return
#define LDRT(ptr)
                                          ((uint32_t ) __ldrt(ptr))
/** \brief STRT Unprivileged (8 bit)
   This function executes a Unprivileged STRT instruction for 8 bit
values.
```

```
\param [in] value Value to store
                 ptr Pointer to location
    \param [in]
#define STRBT(value, ptr)
                                         strt(value, ptr)
/** \brief STRT Unprivileged (16 bit)
   This function executes a Unprivileged STRT instruction for 16 bit
values.
    \param [in] value Value to store
   \param [in] ptr Pointer to location
                                         __strt(value, ptr)
#define STRHT(value, ptr)
/** \brief STRT Unprivileged (32 bit)
   This function executes a Unprivileged STRT instruction for 32 bit
values.
    \param [in] value Value to store
    \param [in] ptr Pointer to location
#define STRT(value, ptr)
                                         strt(value, ptr)
\#endif /* ( CORTEX M >= 0x03) || ( CORTEX SC >= 300) */
#elif defined ( __GNUC__ ) /*----- GNU Compiler -----
----*/
/* GNU gcc specific functions */
/* Define macros for porting to both thumb1 and thumb2.
* For thumb1, use low register (r0-r7), specified by constrant "1"
* Otherwise, use general registers, specified by constrant "r" */
#if defined (__thumb__) && !defined (__thumb2__)
#define \_ CMSIS_GCC_OUT REG(r) "=1" (\overline{r})
#define __CMSIS GCC USE REG(r) "1" (r)
#define CMSIS GCC OUT REG(r) "=r" (r)
#define __CMSIS_GCC_USE_REG(r) "r" (r)
#endif
/** \brief No Operation
   No Operation does nothing. This instruction can be used for code
alignment purposes.
 _attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 __ASM volatile ("nop");
/** \brief Wait For Interrupt
   Wait For Interrupt is a hint instruction that suspends execution
```

until one of a number of events occurs.

```
* /
 _attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
  __ASM volatile ("wfi");
/** \brief Wait For Event
   Wait For Event is a hint instruction that permits the processor to
enter
   a low-power state until one of a number of events occurs.
 _attribute__((always_inline)) __STATIC_INLINE void __WFE(void)
  __ASM volatile ("wfe");
/** \brief Send Event
    Send Event is a hint instruction. It causes an event to be signaled
to the CPU.
 _attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
   _ASM volatile ("sev");
/** \brief Instruction Synchronization Barrier
    Instruction Synchronization Barrier flushes the pipeline in the
processor,
    so that all instructions following the ISB are fetched from cache or
   memory, after the instruction has been completed.
 _attribute__((always_inline)) __STATIC_INLINE void __ISB(void)
 __ASM volatile ("isb 0xF":::"memory");
/** \brief Data Synchronization Barrier
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this
instruction complete.
 _attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
   _ASM volatile ("dsb 0xF":::"memory");
/** \brief Data Memory Barrier
    This function ensures the apparent order of the explicit memory
operations before
    and after the instruction, without ensuring their completion.
```

```
* /
 _attribute__((always_inline)) __STATIC_INLINE void __DMB(void)
 __ASM volatile ("dmb 0xF":::"memory");
/** \brief Reverse byte order (32 bit)
   This function reverses the byte order in integer value.
   \param [in] value Value to reverse
                       Reversed value
   \return
 \#if ( GNUC > 4) || ( GNUC == 4 && GNUC MINOR >= 5)
 return builtin bswap32(value);
#else
 uint32 t result;
  ASM volatile ("rev %0, %1": CMSIS GCC OUT REG (result):
 CMSIS GCC USE REG (value) );
 return (result);
#endif
}
/** \brief Reverse byte order (16 bit)
   This function reverses the byte order in two unsigned short values.
   \param [in]
                value Value to reverse
   \return
                       Reversed value
 attribute ((always inline)) STATIC INLINE uint32 t REV16(uint32 t
value)
 uint32 t result;
   ASM volatile ("rev16 %0, %1": CMSIS GCC OUT REG (result):
 CMSIS GCC USE REG (value) );
 return (result);
/** \brief Reverse byte order in signed short value
   This function reverses the byte order in a signed short value with
sign extension to integer.
                value Value to reverse
   \param [in]
   \return
                       Reversed value
 attribute ((always inline)) STATIC INLINE int32 t REVSH(int32 t
value)
#if ( GNUC > 4) || ( GNUC == 4 && GNUC MINOR >= 8)
 return (short) builtin bswap16(value);
```

```
#else
 uint32 t result;
   _ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) :
CMSIS GCC USE REG (value) );
 return(result);
#endif
}
/** \brief Rotate Right in unsigned value (32 bit)
   This function Rotate Right (immediate) provides the value of the
contents of a register rotated by a variable number of bits.
   \param [in]
                value Value to rotate
   \param [in]
                value Number of Bits to rotate
   \return
                        Rotated value
 attribute ((always inline)) STATIC INLINE uint32 t ROR(uint32 t
op1, uint32 t op2)
 return (op1 >> op2) | (op1 << (32 - op2));
/** \brief Breakpoint
   This function causes the processor to enter Debug state.
   Debug tools can use this to investigate system state when the
instruction at a particular address is reached.
                 value is ignored by the processor.
    \param [in]
                 If required, a debugger can use it to store additional
information about the breakpoint.
                                          ASM volatile ("bkpt
#define __BKPT(value)
"#value)
/** \brief Reverse bit order of value
   This function reverses the bit order of the given value.
   \param [in] value Value to reverse
   \return
                        Reversed value
 value)
 uint32 t result;
        ( CORTEX M \geq 0x03) || ( CORTEX SC \geq 300)
   _ASM volatile ("rbit \$0, \$1" : "=r" (result) : "r" (value) );
#else
 int32 t s = 4 / \sin(v) * / * 8 - 1; // \exp \sinh t needed at end
 result = value;
                                    // r will be reversed bits of v;
first get LSB of v
 for (value >>= 1; value; value >>= 1)
```

```
{
   result <<= 1;
   result |= value & 1;
   s--;
                                     // shift when v's highest bits are
 result <<= s;
zero
#endif
 return (result);
/** \brief Count leading zeros
    This function counts the number of leading zeros of a data value.
    \param [in] value Value to count the leading zeros
                       number of leading zeros in value
    \return
                          builtin clz
#define CLZ
#if
          ( CORTEX M \geq 0x03) || ( CORTEX SC \geq 300)
/** \brief LDR Exclusive (8 bit)
    This function executes a exclusive LDR instruction for 8 bit value.
    \param [in] ptr Pointer to data
    \return
                       value of type uint8 t at (*ptr)
 attribute ((always inline)) STATIC INLINE uint8 t LDREXB(volatile
uint8 t *addr)
    uint32 t result;
#if (_GNUC__ > 4) || (_GNUC__ == 4 && _GNUC_MINOR__ >= 8)
   _ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
#else
    /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
      accepted by assembler. So has to use following less efficient
pattern.
    ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) :
"memory" );
#endif
  return ((uint8 t) result); /* Add explicit type cast here */
/** \brief LDR Exclusive (16 bit)
    This function executes a exclusive LDR instruction for 16 bit values.
                 ptr Pointer to data
    \param [in]
                  value of type uint16 t at (*ptr)
    \return
 attribute ((always inline)) STATIC INLINE uint16 t LDREXH(volatile
uint16 t *addr)
{
```

```
uint32 t result;
   (_GNUC_ > 4) || (_GNUC_ == 4 && _GNUC_MINOR_ >= 8)
_ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
#else
   /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
      accepted by assembler. So has to use following less efficient
pattern.
    * /
   ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) :
"memory");
#endif
  return ((uint16 t) result); /* Add explicit type cast here */
/** \brief LDR Exclusive (32 bit)
   This function executes a exclusive LDR instruction for 32 bit values.
   \param [in] ptr Pointer to data
   \return
                 value of type uint32_t at (*ptr)
 attribute ((always inline)) STATIC INLINE uint32 t LDREXW(volatile
uint32 t *addr)
   uint32 t result;
   ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
  return(result);
}
/** \brief STR Exclusive (8 bit)
   This function executes a exclusive STR instruction for 8 bit values.
   \param [in] value Value to store
                ptr Pointer to location
   \param [in]
   \return
                  0 Function succeeded
                    1 Function failed
 value, volatile uint8 t *addr)
  uint32 t result;
    ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) :
"r" ((uint32_t)value) );
  return(result);
}
/** \brief STR Exclusive (16 bit)
   This function executes a exclusive STR instruction for 16 bit values.
   \param [in] value Value to store
    \param [in] ptr Pointer to location
                   0 Function succeeded
   \return
```

```
1 Function failed
   \return
 value, volatile uint16 t *addr)
  uint32 t result;
    ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) :
"r" ((uint32 t)value) );
  return(result);
/** \brief STR Exclusive (32 bit)
   This function executes a exclusive STR instruction for 32 bit values.
   \param [in] value Value to store
   \param [in] ptr Pointer to location
                0 Function succeeded
   \return
                  1 Function failed
 attribute ((always inline)) STATIC INLINE uint32 t STREXW(uint32 t
value, volatile uint32 t *addr)
  uint32 t result;
    ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) :
"r" (value) );
  return(result);
}
/** \brief Remove the exclusive lock
   This function removes the exclusive lock which is created by LDREX.
 ASM volatile ("clrex" ::: "memory");
/** \brief Signed Saturate
   This function saturates a signed value.
   \param [in] value Value to be saturated
   \param [in] sat Bit position to saturate to (1..32)
                     Saturated value
   \return
#define SSAT(ARG1,ARG2) \
 uint32_t __RES, __ARG1 = (ARG1); \
__ASM ("ssat %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) );
  RES; \
})
```

```
/** \brief Unsigned Saturate
   This function saturates an unsigned value.
   \param [in] value Value to be saturated
   \param [in] sat Bit position to saturate to (0..31)
                      Saturated value
   \return
#define __USAT(ARG1,ARG2) \
 uint32_t __RES, __ARG1 = (ARG1); \
__ASM ("usat %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) );
   RES; \
})
/** \brief Rotate Right with Extend (32 bit)
   This function moves each bit of a bitstring right by one bit.
   The carry input is shifted in at the left end of the bitstring.
   \param [in] value Value to rotate
   \return
                        Rotated value
 attribute ((always inline)) STATIC INLINE uint32 t RRX(uint32 t
value)
{
 uint32 t result;
  _ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) :
 CMSIS GCC USE REG (value) );
 return(result);
/** \brief LDRT Unprivileged (8 bit)
   This function executes a Unprivileged LDRT instruction for 8 bit
value.
   \param [in]
                ptr Pointer to data
                       value of type uint8 t at (*ptr)
   \return
 uint8_t *addr)
   uint32 t result;
\#if ( GNUC > 4) || ( GNUC == 4 && GNUC MINOR >= 8)
   ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*addr) );
#else
   /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
      accepted by assembler. So has to use following less efficient
pattern.
   * /
  ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (addr) :
"memory" );
#endif
```

```
return ((uint8 t) result); /* Add explicit type cast here */
}
/** \brief LDRT Unprivileged (16 bit)
   This function executes a Unprivileged LDRT instruction for 16 bit
values.
    \param [in] ptr Pointer to data
    \return
                  value of type uint16 t at (*ptr)
attribute ((always inline)) STATIC INLINE uint16 t LDRHT(volatile
uint16 t *addr)
   uint32 t result;
\#if ( GNUC > 4) || ( GNUC == 4 && GNUC MINOR >= 8)
    ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*addr) );
#else
    /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
      accepted by assembler. So has to use following less efficient
pattern.
   ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (addr) :
"memory" );
#endif
  return ((uint16 t) result); /* Add explicit type cast here */
/** \brief LDRT Unprivileged (32 bit)
   This function executes a Unprivileged LDRT instruction for 32 bit
values.
    \param [in] ptr Pointer to data
                 value of type uint32_t at (*ptr)
    \return
 attribute ((always inline)) STATIC INLINE uint32 t LDRT(volatile
uint32 t *addr)
{
   uint32 t result;
    ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*addr) );
  return(result);
}
/** \brief STRT Unprivileged (8 bit)
   This function executes a Unprivileged STRT instruction for 8 bit
values.
    \param [in] value Value to store
                 ptr Pointer to location
    \param [in]
_attribute__((always_inline))    __STATIC_INLINE void    __STRBT(uint8_t
value, volatile uint8 t *addr)
{
```

```
__ASM volatile ("strbt %1, %0" : "=Q" (*addr) : "r" ((uint32 t)value)
);
/** \brief STRT Unprivileged (16 bit)
   This function executes a Unprivileged STRT instruction for 16 bit
values.
   \param [in] value Value to store
   \param [in] ptr Pointer to location
 attribute ((always inline)) STATIC INLINE void STRHT(uint16 t
value, volatile uint16 t *addr)
  __ASM volatile ("strht %1, %0" : "=Q" (*addr) : "r" ((uint32_t)value)
);
}
/** \brief STRT Unprivileged (32 bit)
   This function executes a Unprivileged STRT instruction for 32 bit
values.
    \param [in] value Value to store
   \param [in] ptr Pointer to location
 attribute ((always inline)) STATIC INLINE void STRT(uint32 t
value, volatile uint32 t *addr)
  __ASM volatile ("strt %1, %0" : "=Q" (*addr) : "r" (value) );
\#endif /* ( CORTEX M >= 0x03) || ( CORTEX SC >= 300) */
#elif defined ( ICCARM ) /*----- ICC Compiler -----
----*/
/* IAR iccarm specific functions */
#include <cmsis iar.h>
#elif defined ( __TMS470__ ) /*----- TI CCS Compiler -----
----*/
/* TI CCS specific functions */
#include <cmsis ccs.h>
#elif defined ( TASKING ) /*---- TASKING Compiler ----
----*/
/* TASKING carm specific functions */
* The CMSIS functions have been implemented as intrinsics in the
compiler.
* Please use "carm -?i" to get an up to date list of all intrinsics,
* Including the CMSIS ones.
 */
```

```
#elif defined ( CSMC ) /*----- COSMIC Compiler -----
----*/
/* Cosmic specific functions */
#include <cmsis csm.h>
#endif
/*@}*/ /* end of group CMSIS Core InstructionInterface */
#endif /* CORE CMINSTR H */
/***********************
* Copyright (C) 2017 by Alex Fosdick - University of Colorado
* Redistribution, modification or use of this software in source or
binary
* forms is permitted as long as the files maintain this copyright. Users
are
* permitted to modify this and use it to learn about the field of
embedded
* software. Alex Fosdick and the University of Colorado are not liable
for any
* misuse of this material.
*************************
****/
/**
* @file project2.h
* @brief This file is to be used to project 1.
* @author Sowmya , Pavani
* @date July 16, 2017
*/
#ifndef __PROJECT2_H_
#define __PROJECT2 H
#include <stdint.h>
#include <stdio.h>
#include "circbuf.h"
/**
* @brief function to run project2 materials
^{\star} This function calls some various simple tests that you can run to test
* your code for the project 2. The contents of these functions
* have been provided.
 * @return void
* /
void project2();
/************************
****
* ALPHA COUNT
* Function prints the number of alphabets in the given input buffer.
* @param start : Source location pointer
* @param length: length of bytes
```

```
*******************
****/
void alpha count(int8 t * src, int32 t length);
/***************************
****
* PUNCTUATIONS COUNT
* Function prints the number of punctuation characters in the given input
buffer.
* @param start : Source location pointer
* @param length: length of bytes
*******************
void punct_count(int8_t * src, int32_t length);
/***************************
* MISCELLANEOUS COUNT
* Function prints the number of miscellaneous characters in the given
input buffer.
* @param start : Source location pointer
* @param length: length of bytes
******************
void misc count(int8 t * src, int32 t length);
/****************************
****
* NUMERIC COUNT
* Function prints the number of integers in the given input buffer.
* @param start : Source location pointer
* @param length: length of bytes
******************
****/
void num count(int8 t * src, int32 t length);
#endif /* PROJECT2 H */
/***************************
**//**
* @file
* @file core_cm0plus.h
* @brief CMSIS Cortex-M0+ Core Peripheral Access Layer Header File
* @version V4.10
* @date
       18. March 2015
* @note
*********************
****/
/* Copyright (c) 2009 - 2015 ARM LIMITED
  All rights reserved.
  Redistribution and use in source and binary forms, with or without
  modification, are permitted provided that the following conditions are
met:
  - Redistributions of source code must retain the above copyright
```

- notice, this list of conditions and the following disclaimer.
- Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
- Neither the name of ARM nor the names of its contributors may be used

to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"

AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE

IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE

ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS

LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS

INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN

CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)

ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE

POSSIBILITY OF SUCH DAMAGE.

```
#if defined ( __ICCARM__ )
    #pragma system_include /* treat file as system include file for MISRA
check */
#endif

#ifndef __CORE_CMOPLUS_H_GENERIC
#define __CORE_CMOPLUS_H_GENERIC

#ifdef __cplusplus
    extern "C" {
#endif
```

- /** \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions
 CMSIS violates the following MISRA-C:2004 rules:
 - \li Required Rule 8.5, object/function definition in header file.
Function definitions in header files are used to allow 'inlining'.
- \li Required Rule 18.4, declaration of union type or object of union type: $'\{...\}'.
$

Unions are used for effective representation of core registers.

\li Advisory Rule 19.7, Function-like macro defined.

Function-like macros are used to allow more efficient code.
*/

```
/************************
                 CMSIS definitions
********************
/** \ingroup Cortex-M0+
@ {
/* CMSIS CMOP definitions */
#define CMOPLUS CMSIS VERSION MAIN (0x04)
/*!< [31:16] CMSIS HAL main version */</pre>
#define CMOPLUS CMSIS VERSION SUB (0x00)
/*! < [15\overline{:0}] CMSIS HAL sub version
                                 * /
#define __CMOPLUS_CMSIS_VERSION ((__CMOPLUS_CMSIS_VERSION_MAIN <</pre>
16) | \
                                     _CMOPLUS_CMSIS_VERSION SUB)
/*!< CMSIS HAL version number
#define CORTEX M
                              (0x00)
/*!< Cortex-M Core
                                 * /
#if defined ( __CC_ARM )
    #define __ASM ___asm
/*!< asm keyword for ARM Compiler</pre>
                                      */
 #define __INLINE __inline
/*!< inline keyword for ARM Compiler
 #define STATIC INLINE static inline
#elif defined ( __GNUC__ )
  #define ASM ______
/*!< asm keyword for GNU Compiler
 #define INLINE inline
/*!< inline keyword for GNU Compiler</pre>
 #define STATIC INLINE static inline
#elif defined ( __ICCARM___ )
 #define ASM __asm
                                       */
/*!< asm keyword for IAR Compiler</pre>
  #define INLINE inline
/*!< inline keyword for IAR Compiler. Only available in High optimization
mode! */
  #define STATIC INLINE static inline
\#elif defined ( \__TMS470___)
  #define ASM
                                       */
/*!< asm keyword for TI CCS Compiler</pre>
 #define __STATIC_INLINE static inline
#elif defined ( __TASKING___ )
 #define ASM
                          asm
/*!< asm keyword for TASKING Compiler
 #define __INLINE inline
/*!< inline keyword for TASKING Compiler
 #define STATIC INLINE static inline
#elif defined ( CSMC )
 #define packed
```

```
#define ASM
                                                                     /*!<
asm keyword for COSMIC Compiler
  #define __INLINE inline
/*use -pc99 on compile line !< inline keyword for COSMIC Compiler */
 #define STATIC INLINE static inline
#endif
/** FPU USED indicates whether an FPU is used or not.
    This core does not support an FPU at all
#define FPU USED
#if defined ( __CC_ARM )
   #if defined __TARGET_FPU_VFP
   #warning "Compiler generates FPU instructions for a device without an
FPU (check __FPU_PRESENT)"
  #endif
#elif defined ( __GNUC__ )
  #if defined (__VFP_FP__) && !defined(__SOFTFP__)
   #warning "Compiler generates FPU instructions for a device without an
FPU (check FPU PRESENT)"
  #endif
#elif defined ( __ICCARM___)
  #if defined ARMVFP
   #warning "Compiler generates FPU instructions for a device without an
FPU (check FPU PRESENT)"
  #endif
#elif defined ( __TMS470__ )
   #if defined __TI__VFP_SUPPORT_
   #warning "Compiler generates FPU instructions for a device without an
FPU (check FPU PRESENT)"
  #endif
#elif defined ( __TASKING___ )
  #if defined __FPU_VFP__
   #error "Compiler generates FPU instructions for a device without an
FPU (check FPU PRESENT)"
  #endif
#error "Compiler generates FPU instructions for a device without an
FPU (check __FPU_PRESENT)"
  #endif
#endif
#include <stdint.h>
                                        /* standard types definitions
                                        /* Core Instruction Access
#include <core cmInstr.h>
#include <core_cmFunc.h>
                                        /* Core Function Access
#ifdef __cplusplus
#endif
```

```
#endif /* CORE CMOPLUS H GENERIC */
#ifndef CMSIS GENERIC
#ifndef CORE CMOPLUS H DEPENDANT
#define CORE CMOPLUS H DEPENDANT
#ifdef cplusplus
extern "C" {
#endif
/* check device defines and use defaults */
#if defined CHECK DEVICE DEFINES
  #ifndef __CM0PLUS_REV
    #define __CMOPLUS REV
                                    0x0000
   #warning "__CMOPLUS_REV not defined in device header file; using
default!"
  #endif
  #ifndef __MPU_PRESENT
    #define MPU PRESENT
                                    0
    #warning " MPU PRESENT not defined in device header file; using
default!"
  #endif
  #ifndef VTOR PRESENT
                               0
    #define _ VTOR PRESENT
    #warning " VTOR PRESENT not defined in device header file; using
default!"
  #endif
  #ifndef NVIC PRIO_BITS
    #define NVIC PRIO BITS
                                  2
    #warning " NVIC PRIO BITS not defined in device header file; using
default!"
  #endif
  #ifndef __Vendor_SysTickConfig
    #define ___Vendor_SysTickConfig 0
    #warning "__Vendor_SysTickConfig not defined in device header file;
using default!"
  #endif
#endif
/* IO definitions (access restrictions to peripheral registers) */
    \defgroup CMSIS glob defs CMSIS Global Defines
    <strong>IO Type Qualifiers</strong> are used
    \li to specify the access to peripheral variables.
    \li for automatic generation of peripheral register debug
information.
#ifdef cplusplus
  #define __I
                                       /*!< Defines 'read only'</pre>
                   volatile
permissions
#define __I volatile const /*!< Defines 'read only'
permissions */</pre>
```

```
#endif
          __0
#define
                                   /*!< Defines 'write only'</pre>
                volatile
permissions ____IO
                 */
                 volatile
                                  /*!< Defines 'read / write'</pre>
/*@} end of group Cortex-M0+ */
/***********************
*****
                Register Abstraction
 Core Register contain:
 - Core Register
 - Core NVIC Register
 - Core SCB Register
 - Core SysTick Register
 - Core MPU Register
*******************
/** \defgroup CMSIS_core_register Defines and Type Definitions
   \brief Type definitions and defines for Cortex-M processor based
devices.
* /
\brief Core Register type definitions.
 @ {
/** \brief Union type to access the Application Program Status Register
(APSR).
 * /
typedef union
 struct
                                   /*!< bit: 0..27 Reserved
   uint32 t reserved0:28;
   uint32 t V:1;
                                   /*!< bit:
                                               28 Overflow
                     * /
condition code flag
   uint32_t C:1;
                                   /*!< bit:
                                                29 Carry
                      */
condition code flag
   uint32_t Z:1;
                                   /*!< bit:
                                               30 Zero condition
code flag
   uint32 t N:1;
                                   /*!< bit:
                                               31 Negative
condition code flag
                     */
 } b;
                                   /*!< Structure used for bit
                     * /
access
                                   /*!< Type used for word
 uint32 t w;
                     * /
access
} APSR Type;
/* APSR Register Definitions */
#define APSR N Pos
                                     31
/*!< APSR: N Position */</pre>
```

```
#define APSR N Msk
                                           (1UL << APSR N Pos)
/*!< APSR: N Mask */
#define APSR_Z_Pos
                                           30
/*!< APSR: Z Position */</pre>
#define APSR Z Msk
                                           (1UL << APSR Z Pos)
/*!< APSR: Z Mask */
                                           29
#define APSR C Pos
/*!< APSR: C Position */
#define APSR C Msk
                                           (1UL << APSR C Pos)
/*!< APSR: C Mask */
                                           28
#define APSR V Pos
/*!< APSR: V Position */</pre>
#define APSR V Msk
                                           (1UL << APSR V Pos)
/*!< APSR: V Mask */</pre>
/** \brief Union type to access the Interrupt Program Status Register
(IPSR).
* /
typedef union
 struct
  uint32 t ISR:9;
                                        /*!< bit: 0.. 8 Exception
number
  uint32_t _reserved0:23;
                                        /*!< bit: 9..31 Reserved
                                        /*!< Structure used for bit
 } b;
                        * /
access
 uint32_t w;
                                        /*!< Type used for word
                        */
access
} IPSR Type;
/* IPSR Register Definitions */
#define IPSR_ISR_Pos
/*!< IPSR: ISR Position */</pre>
#define IPSR ISR Msk
                                          (0x1FFUL /*<< IPSR ISR Pos*/)
/*!< IPSR: ISR Mask */
/** \brief Union type to access the Special-Purpose Program Status
Registers (xPSR).
* /
typedef union
 struct
   uint32 t ISR:9;
                                        /*!< bit: 0.. 8 Exception</pre>
number
                                        /*!< bit: 9..23 Reserved
   uint32 t reserved0:15;
                                         /*!< bit: 24 Thumb bit
   uint32_t T:1;
(read 0)
    uint32 t reserved1:3;
                                        /*!< bit: 25..27 Reserved
                                        /*!< bit: 28 Overflow</pre>
    uint32 t V:1;
condition code flag */
```

```
/*!< bit: 29 Carry
   uint32_t C:1;
                            * /
condition code flag
  uint32_t Z:1;
                                          /*!< bit:
                                                       30 Zero condition
code flag
  uint32_t N:1;
                                          /*!< bit: 31 Negative
condition code flag
                         */
                                          /*!< Structure used for bit
 } b;
                        * /
access
 uint32 t w;
                                          /*!< Type used for word
                        * /
access
} xPSR Type;
/* xPSR Register Definitions */
                                            31
#define xPSR N Pos
/*!< xPSR: N Position */</pre>
#define xPSR N Msk
                                            (1UL << xPSR N Pos)
/*!< xPSR: N Mask */</pre>
                                            30
#define xPSR Z Pos
/*!< xPSR: Z Position */</pre>
#define xPSR Z Msk
                                            (1UL << xPSR Z Pos)
/*!< xPSR: Z Mask */
                                            29
#define xPSR C Pos
/*!< xPSR: C Position */</pre>
#define xPSR C Msk
                                            (1UL << xPSR C Pos)
/*!< xPSR: C Mask */</pre>
#define xPSR V Pos
                                            28
/*!< xPSR: V Position */
#define xPSR_V_Msk
                                            (1UL << xPSR V Pos)
/*!< xPSR: V Mask */</pre>
#define xPSR T Pos
                                            24
/*!< xPSR: T Position */</pre>
#define xPSR T Msk
                                            (1UL << xPSR T Pos)
/*!< xPSR: T Mask */
                                             0
#define xPSR ISR Pos
/*!< xPSR: ISR Position */</pre>
                                            (0x1FFUL /*<< xPSR ISR Pos*/)
#define xPSR ISR Msk
/*!< xPSR: ISR Mask */</pre>
/** \brief Union type to access the Control Registers (CONTROL).
* /
typedef union
 struct
  uint32 t nPRIV:1;
                                         /*!< bit: 0 Execution</pre>
privilege in Thread mode */
                                         /*!< bit: 1 Stack to be</pre>
  uint32 t SPSEL:1;
                                         /*!< bit: 2..31 Reserved
  uint32_t _reserved1:30;
 } b;
                                          /*!< Structure used for bit
                        * /
access
uint32 t w;
                                         /*!< Type used for word
                        */
access
```

```
} CONTROL_Type;
/* CONTROL Register Definitions */
#define CONTROL_SPSEL_Pos
/*!< CONTROL: SPSEL Position */</pre>
#define CONTROL SPSEL Msk
                                          (1UL << CONTROL SPSEL Pos)
/*! < CONTROL: SPSEL Mask */
#define CONTROL nPRIV Pos
/*!< CONTROL: nPRIV Position */
#define CONTROL nPRIV Msk
                                         (1UL /*<< CONTROL nPRIV Pos*/)
/*!< CONTROL: nPRIV Mask */</pre>
/*@} end of group CMSIS_CORE */
/** \ingroup CMSIS core register
    \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) \brief Type definitions for the NVIC Registers
 @ {
 */
/** \brief Structure type to access the Nested Vectored Interrupt
Controller (NVIC).
* /
typedef struct
   _IO uint32_t ISER[1];
                                         /*!< Offset: 0x000 (R/W)
Interrupt Set Enable Register
      uint32_t RESERVED0[31];
                                         /*!< Offset: 0x080 (R/W)
   IO uint32 t ICER[1];
                                         * /
Interrupt Clear Enable Register
      uint32 t RSERVED1[31];
  _{10} uint32 t ISPR[1];
                                        /*!< Offset: 0x100 (R/W)
Interrupt Set Pending Register
      uint32_t RESERVED2[31];
                                         /*!< Offset: 0x180 (R/W)
   _IO uint32_t ICPR[1];
Interrupt Clear Pending Register
      uint32_t RESERVED3[31];
      uint32 t RESERVED4[64];
                                        /*!< Offset: 0x300 (R/W)
   IO uint32 t IP[8];
Interrupt Priority Register
                                         * /
} NVIC Type;
/*@} end of group CMSIS NVIC */
/** \ingroup CMSIS_core_register
    \defgroup CMSIS SCB System Control Block (SCB)
    \brief Type definitions for the System Control Block Registers
 @ {
*/
/** \brief Structure type to access the System Control Block (SCB).
* /
typedef struct
  I uint32 t CPUID;
                                         /*! < Offset: 0x000 (R/) CPUID
Base Register
```

```
/*!< Offset: 0x004 (R/W)
  __IO uint32_t ICSR;
Interrupt Control and State Register
                                                    * /
#if (__VTOR_PRESENT == 1)
   IO uint32 t VTOR;
                                      /*!< Offset: 0x008 (R/W) Vector
Table Offset Register
#else
     uint32 t RESERVED0;
#endif
                                      /*!< Offset: 0x00C (R/W)</pre>
  IO uint32 t AIRCR;
Application Interrupt and Reset Control Register */
 __IO uint32_t SCR;
                                      /*! < Offset: 0x010 (R/W)
Control Register
                                      /*! < Offset: 0x014 (R/W)
  __IO uint32_t CCR;
Configuration Control Register
     uint32_t RESERVED1;
                                      /*!< Offset: 0x01C (R/W) System
   IO uint32 t SHP[2];
Handlers Priority Registers. [0] is RESERVED */
                                /*!< Offset: 0x024 (R/W) System
 IO uint32 t SHCSR;
Handler Control and State Register
                                            * /
} SCB Type;
/* SCB CPUID Register Definitions */
#define SCB CPUID IMPLEMENTER_Pos
                                         24
/*!< SCB CPUID: IMPLEMENTER Position */</pre>
#define SCB CPUID IMPLEMENTER Msk
                                        (0xFFUL <<
SCB_CPUID_IMPLEMENTER_Pos) /*! < SCB_CPUID: IMPLEMENTER Mask */
#define SCB CPUID VARIANT Pos
                                         20
/*!< SCB CPUID: VARIANT Position */</pre>
#define SCB_CPUID_VARIANT_Msk
                                         (0xFUL <<
                                   /*! < SCB CPUID: VARIANT Mask */
SCB CPUID VARIANT Pos)
#define SCB CPUID ARCHITECTURE Pos
/*! < SCB CPUID: ARCHITECTURE Position */
#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB_CPUID: ARCHITECTURE Mask */
#define SCB_CPUID_PARTNO_Pos
/*!< SCB CPUID: PARTNO Position */</pre>
#define SCB CPUID PARTNO Msk
                                       (0xFFFUL <<
                                /*! < SCB CPUID: PARTNO Mask */
SCB CPUID PARTNO Pos)
#define SCB CPUID REVISION Pos
/*! < SCB CPUID: REVISION Position */
/* SCB Interrupt Control State Register Definitions */
#define SCB ICSR NMIPENDSET Pos
/*!< SCB ICSR: NMIPENDSET Position */</pre>
#define SCB ICSR_NMIPENDSET_Msk
                                        (1UL <<
                                    /*!< SCB ICSR: NMIPENDSET Mask */</pre>
SCB ICSR NMIPENDSET Pos)
#define SCB ICSR PENDSVSET Pos
                                         28
/*!< SCB ICSR: PENDSVSET Position */
#define SCB ICSR PENDSVSET Msk
                                         (1UL <<
                                   (1UL << /r>
/*!< SCB ICSR: PENDSVSET Mask */
SCB ICSR PENDSVSET Pos)
#define SCB ICSR PENDSVCLR Pos
                                         27
/*!< SCB ICSR: PENDSVCLR Position */</pre>
```

```
#define SCB ICSR PENDSTSET Pos
/*!< SCB ICSR: PENDSTSET Position */</pre>
#define SCB ICSR PENDSTSET Msk
                                    (1UL <<
                                 /*!< SCB ICSR: PENDSTSET Mask */</pre>
SCB ICSR PENDSTSET Pos)
#define SCB ICSR PENDSTCLR Pos
                                     25
/*!< SCB ICSR: PENDSTCLR Position */
#define SCB ICSR ISRPREEMPT Pos
                                     23
/*!< SCB ICSR: ISRPREEMPT Position */</pre>
#define SCB_ICSR_ISRPREEMPT_Msk
                                     (1UL <<
SCB_ICSR_ISRPREEMPT_Pos)
                                 /*!< SCB ICSR: ISRPREEMPT Mask */</pre>
#define SCB ICSR ISRPENDING Pos
                                    22
/*!< SCB ICSR: ISRPENDING Position */</pre>
#define SCB_ICSR_ISRPENDING_Msk
                                    (1UL <<
SCB ICSR ISRPENDING Pos)
                                 /*!< SCB ICSR: ISRPENDING Mask */</pre>
#define SCB ICSR VECTPENDING Pos
                                     12
/*!< SCB ICSR: VECTPENDING Position */</pre>
#define SCB ICSR VECTPENDING Msk
                               (0x1FFUL <<
SCB_ICSR_VECTPENDING_Pos) /*!< SCB_ICSR: VECTPENDING Mask */
#define SCB ICSR VECTACTIVE Pos
/*!< SCB ICSR: VECTACTIVE Position */</pre>
                                     (0x1FFUL /*<<
#define SCB ICSR VECTACTIVE Msk
SCB ICSR VECTACTIVE Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */
#if ( VTOR PRESENT == 1)
/* SCB Interrupt Control State Register Definitions */
#define SCB VTOR TBLOFF Pos
#define SCB_VION_IDECI__
/*!< SCB VTOR: TBLOFF Position */
#define SCB_VTOR_TBLOFF_Msk
                                    (0xfffffful <<
                           /*! < SCB VTOR: TBLOFF Mask */
SCB VTOR TBLOFF Pos)
#endif
/* SCB Application Interrupt and Reset Control Register Definitions */
#define SCB AIRCR VECTKEY Pos
                                     16
/*!< SCB AIRCR: VECTKEY Position */</pre>
#define SCB_AIRCR_VECTKEY_Msk
                                     (0xFFFFUL <<
                            /*!< SCB AIRCR: VECTKEY Mask */</pre>
SCB AIRCR VECTKEY Pos)
#define SCB AIRCR VECTKEYSTAT Pos
                                    16
/*!< SCB AIRCR: VECTKEYSTAT Position */</pre>
#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL <<
#define SCB AIRCR ENDIANESS Pos
                                     15
/*!< SCB AIRCR: ENDIANESS Position */
#define SCB AIRCR SYSRESETREQ Pos
/*!< SCB AIRCR: SYSRESETREQ Position */</pre>
```

```
(1UL <<
#define SCB AIRCR VECTCLRACTIVE Pos
/*!< SCB AIRCR: VECTCLRACTIVE Position */
/* SCB System Control Register Definitions */
#define SCB SCR_SEVONPEND_Pos
/*!< SCB SCR: SEVONPEND Position */</pre>
#define SCB SCR SEVONPEND Msk
                                   (1UL << SCB_SCR_SEVONPEND_Pos)
/*!< SCB SCR: SEVONPEND Mask */</pre>
#define SCB SCR SLEEPDEEP Pos
/*! < SCB SCR: SLEEPDEEP Position */
#define SCB SCR SLEEPDEEP Msk
                                   (1UL << SCB SCR SLEEPDEEP Pos)
/*!< SCB SCR: SLEEPDEEP Mask */</pre>
#define SCB SCR SLEEPONEXIT Pos
                                    1
/*!< SCB SCR: SLEEPONEXIT Position */
/* SCB Configuration Control Register Definitions */
#define SCB CCR STKALIGN Pos
/*!< SCB CCR: STKALIGN Position */</pre>
#define SCB_CCR_STKALIGN_Msk
                                  (1UL << SCB CCR STKALIGN Pos)
/*! < SCB CCR: STKALIGN Mask */
#define SCB CCR UNALIGN TRP Pos
/*! < SCB CCR: UNALIGN_TRP Position */
#define SCB_CCR_UNALIGN_TRP_Msk (1UL <<
SCB_CCR_UNALIGN_TRP_Pos) /*! < SCB CCR: UNALIGN_TRP Mask */
/* SCB System Handler Control and State Register Definitions */
#define SCB SHCSR SVCALLPENDED Pos 15
/*!< SCB SHCSR: SVCALLPENDED Position */</pre>
* /
/*@} end of group CMSIS SCB */
/** \ingroup CMSIS core register
   \defgroup CMSIS SysTick System Tick Timer (SysTick)
   \brief Type definitions for the System Timer Registers.
 @ {
*/
/** \brief Structure type to access the System Timer (SysTick).
* /
typedef struct
  IO uint32 t CTRL;
                                  /*!< Offset: 0x000 (R/W)
SysTick Control and Status Register */
```

```
IO uint32 t LOAD;
                                        /*!< Offset: 0x004 (R/W)
SysTick Reload Value Register
  IO uint32 t VAL;
                                        /*!< Offset: 0x008 (R/W)
SysTick Current Value Register
  I uint32 t CALIB;
                                        /*!< Offset: 0x00C (R/)
SysTick Calibration Register
} SysTick Type;
/* SysTick Control / Status Register Definitions */
#define SysTick CTRL COUNTFLAG Pos
/*!< SysTick CTRL: COUNTFLAG Position */</pre>
#define SysTick CTRL COUNTFLAG Msk
                                          (1UL <<
SysTick CTRL COUNTFLAG Pos)
                                      /*!< SysTick CTRL: COUNTFLAG Mask</pre>
#define SysTick CTRL CLKSOURCE Pos
/*!< SysTick CTRL: CLKSOURCE Position */</pre>
#define SysTick_CTRL_CLKSOURCE_Msk
                                          (1UL <<
SysTick CTRL CLKSOURCE Pos)
                                     /*! < SysTick CTRL: CLKSOURCE Mask
#define SysTick CTRL TICKINT Pos
                                           1
/*!< SysTick CTRL: TICKINT Position */</pre>
#define SysTick CTRL TICKINT Msk
                                          (1UL <<
SysTick CTRL TICKINT Pos)
                                      /*! < SysTick CTRL: TICKINT Mask */
#define SysTick CTRL ENABLE Pos
/*!< SysTick CTRL: ENABLE Position */</pre>
#define SysTick CTRL ENABLE Msk
                                          (1UL /*<<
SysTick CTRL ENABLE Pos*/)
                                    /*! < SysTick CTRL: ENABLE Mask */
/* SysTick Reload Register Definitions */
#define SysTick LOAD RELOAD Pos
/*! < SysTick LOAD: RELOAD Position */
#define SysTick_LOAD_RELOAD_Msk
                                          (0xFFFFFFUL /*<<
SysTick LOAD RELOAD Pos*/) /*!< SysTick LOAD: RELOAD Mask */
/* SysTick Current Register Definitions */
#define SysTick_VAL_CURRENT_Pos
/*!< SysTick VAL: CURRENT Position */</pre>
#define SysTick VAL CURRENT Msk
                                          (0xffffffful /*<<
SysTick VAL CURRENT Pos*/) /*!< SysTick VAL: CURRENT Mask */
/* SysTick Calibration Register Definitions */
#define SysTick CALIB NOREF Pos
/*!< SysTick CALIB: NOREF Position */</pre>
#define SysTick_CALIB_NOREF_Msk
                                          (1UL <<
                                      /*!< SysTick CALIB: NOREF Mask */</pre>
SysTick CALIB NOREF Pos)
#define SysTick CALIB SKEW Pos
                                          30
/*!< SysTick CALIB: SKEW Position */</pre>
#define SysTick CALIB SKEW Msk
                                          (1UL <<
                                     /*!< SysTick CALIB: SKEW Mask */
SysTick CALIB SKEW Pos)
#define SysTick CALIB TENMS Pos
/*!< SysTick CALIB: TENMS Position */</pre>
#define SysTick CALIB TENMS Msk (0xFFFFFFUL /*<<
SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */
/*@} end of group CMSIS SysTick */
```

```
#if ( MPU PRESENT == 1)
/** \ingroup CMSIS_core_register
    \defgroup CMSIS MPU Memory Protection Unit (MPU)
    \brief Type definitions for the Memory Protection Unit (MPU)
 @ {
 */
/** \brief Structure type to access the Memory Protection Unit (MPU).
typedef struct
                                       /*!< Offset: 0x000 (R/ ) MPU
  I uint32 t TYPE;
                                        * /
Type Register
 IO uint32 t CTRL;
                                      /*!< Offset: 0x004 (R/W) MPU
Control Register
                                      /*!< Offset: 0x008 (R/W) MPU
 __IO uint32_t RNR;
Region RNRber Register
__IO uint32_t RBAR;
                                         */
                                      /*!< Offset: 0x00C (R/W) MPU
Region Base Address Register
                                         * /
                                      /*!< Offset: 0x010 (R/W) MPU
 IO uint32 t RASR;
Region Attribute and Size Register
                                         * /
} MPU Type;
/* MPU Type Register */
#define MPU_TYPE_IREGION_Pos
                                         16
/*!< MPU TYPE: IREGION Position */</pre>
MPU TYPE IREGION Pos)
#define MPU TYPE DREGION Pos
/*!< MPU TYPE: DREGION Position */</pre>
#define MPU TYPE DREGION Msk
                                         (0xFFUL <<
MPU TYPE DREGION Pos)
                                 /*! < MPU TYPE: DREGION Mask */
#define MPU TYPE SEPARATE Pos
                                          0
/*!< MPU TYPE: SEPARATE Position */</pre>
#define MPU_TYPE_SEPARATE_Msk
                                         (1UL /*<<
MPU TYPE SEPARATE Pos*/)
                                   /*!< MPU TYPE: SEPARATE Mask */</pre>
/* MPU Control Register */
#define MPU CTRL PRIVDEFENA Pos
/*!< MPU CTRL: PRIVDEFENA Position */</pre>
#define MPU CTRL PRIVDEFENA Msk
                                        (1UL <<
MPU CTRL PRIVDEFENA Pos)
                                     /*!< MPU CTRL: PRIVDEFENA Mask */</pre>
#define MPU CTRL HFNMIENA Pos
/*!< MPU CTRL: HFNMIENA Position */</pre>
#define MPU CTRL HFNMIENA Msk
                                        (1UL << MPU CTRL HFNMIENA Pos)
/*!< MPU CTRL: HFNMIENA Mask */</pre>
#define MPU CTRL ENABLE Pos
                                          0
/*!< MPU CTRL: ENABLE Position */</pre>
#define MPU CTRL ENABLE Msk
                                         (1UL /*<<
                                  /*!< MPU CTRL: ENABLE Mask */
MPU CTRL ENABLE Pos*/)
/* MPU Region Number Register */
#define MPU RNR REGION Pos
                                           0
/*!< MPU RNR: REGION Position */</pre>
```

```
#define MPU_RNR_REGION_Msk (Uxrrol , ... /*!< MPU RNR: REGION Mask */
/* MPU Region Base Address Register */
#define MPU RBAR ADDR Pos
/*!< MPU RBAR: ADDR Position */</pre>
/*!< MPU RBAR_ADDR_Msk (UAFFIFE)
#define MPU_RBAR_ADDR_Msk /*!< MPU RBAR: ADDR Mask */
MPU RBAR ADDR Pos)
#define MPU RBAR VALID Pos
/*! < MPU RBAR: VALID Position */
#define MPU RBAR VALID Msk
                                             (1UL << MPU RBAR VALID Pos)
/*!< MPU RBAR: VALID Mask */</pre>
#define MPU RBAR REGION Pos
                                              0
/*!< MPU RBAR: REGION Position */</pre>
#define MPU RBAR REGION Msk
                                             (0xFUL /*<<
MPU RBAR REGION Pos*/)
                                    /*!< MPU RBAR: REGION Mask */</pre>
/* MPU Region Attribute and Size Register */
#define MPU RASR ATTRS Pos
/*! < MPU RASR: MPU Region Attribute field Position */
#define MPU_RASR_ATTRS_Msk
                                             (0xFFFFUL <<
                                  /*!< MPU RASR: MPU Region Attribute
MPU RASR ATTRS Pos)
field Mask */
#define MPU RASR XN Pos
                                             28
/*!< MPU RASR: ATTRS.XN Position */</pre>
#define MPU RASR XN Msk
                                             (1UL << MPU RASR XN Pos)
/*! < MPU RASR: ATTRS.XN Mask */
#define MPU RASR AP Pos
                                             24
/*! < MPU RASR: ATTRS.AP Position */
#define MPU RASR AP Msk
                                             (0x7UL << MPU RASR AP Pos)
/*!< MPU RASR: ATTRS.AP Mask */</pre>
#define MPU RASR TEX Pos
                                             19
/*!< MPU RASR: ATTRS.TEX Position */</pre>
#define MPU RASR TEX Msk
                                             (0x7UL << MPU RASR TEX Pos)
/*! < MPU RASR: ATTRS.TEX Mask */
#define MPU RASR S Pos
                                             18
/*!< MPU RASR: ATTRS.S Position */</pre>
#define MPU RASR S Msk
                                             (1UL << MPU RASR S Pos)
/*! < MPU RASR: ATTRS.S Mask */
#define MPU RASR C Pos
                                             17
/*! < MPU RASR: ATTRS.C Position */
#define MPU RASR C Msk
                                             (1UL << MPU RASR C Pos)
/*!< MPU RASR: ATTRS.C Mask */</pre>
#define MPU RASR B Pos
                                             16
/*!< MPU RASR: ATTRS.B Position */</pre>
#define MPU RASR B Msk
                                             (1UL << MPU RASR B Pos)
/*! < MPU RASR: ATTRS.B Mask */
#define MPU RASR SRD Pos
/*!< MPU RASR: Sub-Region Disable Position */</pre>
#define MPU RASR SRD Msk
                                              (0xFFUL << MPU RASR SRD Pos)
/*!< MPU RASR: Sub-Region Disable Mask */</pre>
```

```
#define MPU RASR SIZE Pos
/*! < MPU RASR: Region Size Field Position */
                                        (0x1FUL << MPU RASR SIZE Pos)
#define MPU RASR SIZE Msk
/*!< MPU RASR: Region Size Field Mask */</pre>
#define MPU RASR ENABLE Pos
/*! < MPU RASR: Region enable bit Position */
#define MPU RASR ENABLE Msk
                                         (1UL /*<<
MPU RASR ENABLE Pos*/)
                                 /*! < MPU RASR: Region enable bit
Disable Mask */
/*@} end of group CMSIS MPU */
#endif
/** \ingroup CMSIS_core_register
    \defgroup CMSIS CoreDebug
                                 Core Debug Registers (CoreDebug)
    \brief Cortex-MO+ Core Debug Registers (DCB registers, SHCSR,
and DFSR)
               are only accessible over DAP and not via processor.
Therefore
               they are not covered by the Cortex-MO header file.
 @ {
 */
/*@} end of group CMSIS CoreDebug */
\defgroup CMSIS core base Core Definitions
             Definitions for base addresses, unions, and structures.
    \brief
  @ {
 */
/* Memory mapping of Cortex-M0+ Hardware */
#define SCS BASE (0xE000E000UL)
/*!< System Control Space Base Address */</pre>
#define SysTick_BASE (SCS_BASE + 0x0010UL)
/*!< SysTick Base Address
                                    * /
#define NVIC_BASE (SCS_BASE + 0x0100UL)
                                     * /
/*!< NVIC Base Address</pre>
#define SCB BASE (SCS BASE + 0x0D00UL)
/*!< System Control Block Base Address */</pre>
                           ((SCB Type
#define SCB
                                                  SCB BASE
/*!< SCB configuration struct</pre>
                                      * /
#define SysTick
                          ((SysTick_Type
                                                  SysTick BASE )
/*!< SysTick configuration struct */</pre>
#define NVIC
                          ((NVIC_Type
                                                  NVIC BASE
/*!< NVIC configuration struct</pre>
#if ( MPU PRESENT == 1)
                           (SCS BASE + 0 \times 0 D90 UL)
  #define MPU BASE
/*!< Memory Protection Unit
                                      * /
 #define MPU
                           ((MPU_Type
                                           *)
                                                MPU BASE )
/*!< Memory Protection Unit
#endif
/*@} */
```

```
/**********************************
*****
               Hardware Abstraction Layer
 Core Function Interface contains:
 - Core NVIC Functions
 - Core SysTick Functions
 - Core Register Access Functions
******************
/** \defgroup CMSIS Core FunctionInterface Functions and Instructions
Reference
* /
/* ################# NVIC functions
############## */
/** \ingroup CMSIS Core FunctionInterface
   \defgroup CMSIS Core NVICFunctions NVIC Functions
   \brief
             Functions that manage interrupts and exceptions via the
NVIC.
  @ {
 * /
/* Interrupt Priorities are WORD accessible only under ARMv6M
/* The following MACROS handle generation of the register offset and byte
masks */
#define BIT SHIFT(IRQn)
                           (((((uint32 t)(int32 t)(IRQn))
     & 0x03UL) * 8UL)
#define _SHP IDX(IRQn)
                              ( (((((uint32 t)(int32 t)(IRQn)) &
0 \times 0 \text{FUL}) - 8 \text{UL}) >> 2 \text{UL})
                          )
#define IP IDX(IRQn)
                              ( (((uint32 t)(int32 t)(IRQn))
>> 2UL)
/** \brief Enable External Interrupt
   The function enables a device-specific interrupt in the NVIC
interrupt controller.
                  IRQn External interrupt number. Value cannot be
   \param [in]
negative.
 STATIC INLINE void NVIC EnableIRQ(IRQn Type IRQn)
 NVIC - SISER[0] = (uint32 t) (1UL << (((uint32 t) (int32 t) IRQn) &
0x1FUL));
/** \brief Disable External Interrupt
   The function disables a device-specific interrupt in the NVIC
```

interrupt controller.

```
negative.
*/
 STATIC INLINE void NVIC DisableIRQ(IRQn Type IRQn)
 NVIC \rightarrow ICER[0] = (uint32 t) (1UL << (((uint32 t) (int32 t) IRQn) &
0x1FUL));
}
/** \brief Get Pending Interrupt
    The function reads the pending register in the NVIC and returns the
pending bit
    for the specified interrupt.
    \param [in]
                    IRQn Interrupt number.
                        O Interrupt status is not pending.
    \return
    \return
                           Interrupt status is pending.
 STATIC INLINE uint32 t NVIC GetPendingIRQ(IRQn Type IRQn)
 return((uint32 t)(((NVIC->ISPR[0] & (1UL << (((uint32 t)(int32 t)IRQn)
& Ox1FUL))) != OUL) ? 1UL : OUL));
/** \brief Set Pending Interrupt
    The function sets the pending bit of an external interrupt.
                     IRQn Interrupt number. Value cannot be negative.
    \param [in]
 STATIC INLINE void NVIC SetPendingIRQ(IRQn Type IRQn)
 NVIC - SISPR[0] = (uint32 t) (1UL << (((uint32 t) (int32 t) IRQn) &
0x1FUL));
/** \brief Clear Pending Interrupt
    The function clears the pending bit of an external interrupt.
                     IRQn External interrupt number. Value cannot be
    \param [in]
negative.
*/
 STATIC INLINE void NVIC ClearPendingIRQ(IRQn Type IRQn)
 NVIC \rightarrow ICPR[0] = (uint32 t) (1UL << (((uint32 t) (int32 t) IRQn) &
0x1FUL));
/** \brief Set Interrupt Priority
    The function sets the priority of an interrupt.
    \note The priority cannot be set for every core interrupt.
```

IRQn External interrupt number. Value cannot be

\param [in]

```
\param [in]
                    IRQn Interrupt number.
    \param [in] priority Priority to set.
 STATIC INLINE void NVIC SetPriority(IRQn_Type IRQn, uint32_t priority)
  if((int32 t)(IRQn) < 0) {
    SCB->SHP[ SHP IDX(IRQn)] = ((uint32 t)(SCB->SHP[ SHP IDX(IRQn)] &
~(0xFFUL << BIT SHIFT(IRQn))) |
       (((priority << (8 - NVIC PRIO BITS)) & (uint32 t)0xFFUL) <<
_BIT_SHIFT(IRQn)));
 }
  else {
    NVIC \rightarrow IP[IPIDX(IRQn)] = ((uint32_t)(NVIC \rightarrow IP[_IP_IDX(IRQn)] &
~(0xFFUL << BIT SHIFT(IRQn))) |
       (((priority << (8 - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) <<</pre>
_BIT_SHIFT(IRQn)));
 }
}
/** \brief Get Interrupt Priority
    The function reads the priority of an interrupt. The interrupt
    number can be positive to specify an external (device specific)
    interrupt, or negative to specify an internal (core) interrupt.
    \param [in]
                  IRQn Interrupt number.
                        Interrupt Priority. Value is aligned
    \return
automatically to the implemented
                        priority bits of the microcontroller.
 STATIC INLINE uint32 t NVIC GetPriority(IRQn Type IRQn)
  if((int32_t)(IRQn) < 0) {
   return((uint32_t)(((SCB->SHP[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) &
(uint32_t)0xFFUL) >> (8 - __NVIC_PRIO_BITS)));
 }
    return((uint32 t)(((NVIC->IP[ IP IDX(IRQn)] >> BIT SHIFT(IRQn) ) &
(uint32 t) 0xFFUL) >> (8 - NVIC PRIO BITS)));
/** \brief System Reset
    The function initiates a system reset request to reset the MCU.
  STATIC INLINE void NVIC SystemReset (void)
                                                                /* Ensure
    DSB();
all outstanding memory accesses included
buffered write are completed before reset */
  SCB->AIRCR = ((0x5FAUL << SCB AIRCR VECTKEY Pos) |
                 SCB AIRCR SYSRESETREQ Msk);
```

```
DSB();
                                                             /* Ensure
completion of memory access */
 while(1) { NOP(); }
                                                             /* wait
until reset */
/*@} end of CMSIS Core NVICFunctions */
/* ######################### SysTick function
/** \ingroup CMSIS Core FunctionInterface
    \defgroup CMSIS Core SysTickFunctions SysTick Functions
              Functions that configure the System.
 @ {
 */
#if ( Vendor SysTickConfig == 0)
/** \brief System Tick Configuration
    The function initializes the System Timer and its interrupt, and
starts the System Tick Timer.
    Counter is in free running mode to generate periodic interrupts.
    \param [in] ticks Number of ticks between two interrupts.
                    0 Function succeeded.
    \return
    \return
                    1 Function failed.
            When the variable <b> Vendor SysTickConfig</b> is set to
   \note
1, then the
   function <b>SysTick Config</b> is not included. In this case, the
file <b><i>device</i>.h</b>
   must contain a vendor-specific implementation of this function.
 STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
  if ((ticks - 1UL) > SysTick LOAD RELOAD Msk) {return (1UL);}
                                                                  /*
Reload value impossible */
                                                                  /*
  SysTick->LOAD = (uint32 t) (ticks - 1UL);
set reload register */
 NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /*</pre>
set Priority for Systick Interrupt */
                                                                  /*
  SysTick->VAL
               = OUL;
Load the SysTick Counter Value */
  SysTick->CTRL = SysTick CTRL CLKSOURCE Msk |
                  SysTick CTRL TICKINT Msk
                  SysTick CTRL ENABLE Msk;
                                                                  /*
Enable SysTick IRQ and SysTick Timer */
                                                                  /*
 return (OUL);
Function successful */
#endif
/*@} end of CMSIS Core SysTickFunctions */
```

```
#ifdef cplusplus
#endif
#endif /* __CORE_CMOPLUS H DEPENDANT */
#endif /* CMSIS GENERIC */
/*
* *
      Processors:
                           MKL25Z128FM4
**
                           MKL25Z128FT4
* *
                           MKL25Z128LH4
* *
                           MKL25Z128VLK4
* *
* *
      Compilers:
                           Keil ARM C/C++ Compiler
* *
                           Freescale C/C++ for Embedded ARM
* *
                           GNU C Compiler
                           GNU C Compiler - CodeSourcery Sourcery G++
* *
* *
                           IAR ANSI C/C++ Compiler for ARM
* *
* *
      Reference manual: KL25P80M48SF0RM, Rev.3, Sep 2012
* *
      Version:
                           rev. 2.5, 2015-02-19
* *
      Build:
                           b150220
* *
* *
      Abstract:
**
          Provides a system configuration function and a global variable
that
           contains the system frequency. It configures the device and
initializes
          the oscillator (PLL) that is part of the microcontroller
device.
* *
* *
      Copyright (c) 2015 Freescale Semiconductor, Inc.
* *
      All rights reserved.
**
      Redistribution and use in source and binary forms, with or without
modification,
* *
      are permitted provided that the following conditions are met:
* *
**
      o Redistributions of source code must retain the above copyright
notice, this list
* *
        of conditions and the following disclaimer.
* *
* *
       o Redistributions in binary form must reproduce the above
copyright notice, this
        list of conditions and the following disclaimer in the
documentation and/or
        other materials provided with the distribution.
* *
**
      o Neither the name of Freescale Semiconductor, Inc. nor the names
of its
        contributors may be used to endorse or promote products derived
from this
* *
         software without specific prior written permission.
* *
```

```
THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND
CONTRIBUTORS "AS IS" AND
     ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
THE IMPLIED
      WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
ARE
* *
      DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS
BE LIABLE FOR
      ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
CONSEQUENTIAL DAMAGES
       (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
SERVICES;
      LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
CAUSED AND ON
      ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR
TORT
* *
       (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE
USE OF THIS
      SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
* *
* *
* *
                             www.freescale.com
      http:
* *
      mail:
                             support@freescale.com
* *
* *
      Revisions:
* *
       - rev. 1.0 (2012-06-13)
* *
           Initial version.
* *
       - rev. 1.1 (2012-06-21)
* *
          Update according to reference manual rev. 1.
* *
       - rev. 1.2 (2012-08-01)
* *
           Device type UARTLP changed to UARTO.
**
       - rev. 1.3 (2012-10-04)
**
          Update according to reference manual rev. 3.
* *
       - rev. 1.4 (2012-11-22)
* *
           MCG module - bit LOLS in MCG S register renamed to LOLSO.
* *
           NV registers - bit EZPORT DIS in NV FOPT register removed.
* *
       - rev. 1.5 (2013-04-05)
**
           Changed start of doxygen comment.
* *
       - rev. 2.0 (2013-10-29)
* *
          Register accessor macros added to the memory map.
**
           Symbols for Processor Expert memory map compatibility added to
the memory map.
**
           Startup file for gcc has been updated according to CMSIS 3.2.
**
           System initialization updated.
* *
       - rev. 2.1 (2014-07-16)
* *
           Module access macro module BASES replaced by module BASE PTRS.
* *
           System initialization and startup updated.
* *
       - rev. 2.2 (2014-08-22)
* *
           System initialization updated - default clock config changed.
* *
       - rev. 2.3 (2014-08-28)
* *
           Update of startup files - possibility to override DefaultISR
added.
* *
       - rev. 2.4 (2014-10-14)
* *
           Interrupt INT LPTimer renamed to INT LPTMR0.
       - rev. 2.5 (2015-02-19)
**
**
           Renamed interrupt vector LLW to LLWU.
* *
* /
```

/*!

```
* @version 2.5
 * @date 2015-02-19
 * @brief Device specific configuration file for MKL25Z4 (header file)
* Provides a system configuration function and a global variable that
contains
 * the system frequency. It configures the device and initializes the
oscillator
 * (PLL) that is part of the microcontroller device.
#ifndef SYSTEM MKL25Z4 H
#define SYSTEM MKL25Z4 H
                                                 /**< Symbol preventing
repeated inclusion */
#ifdef __cplusplus
extern "C" {
#endif
#include <stdint.h>
#ifndef DISABLE WDOG
  #define DISABLE WDOG
#endif
/* MCG mode constants */
#define MCG MODE FEI
                                       ΟIJ
#define MCG MODE FBI
                                       1U
#define MCG MODE BLPI
                                       2U
#define MCG MODE FEE
                                       311
#define MCG MODE FBE
                                       4 U
#define MCG_MODE_BLPE
                                       5U
#define MCG MODE PBE
                                       6U
#define MCG MODE PEE
                                       7 U
/* Predefined clock setups
   0 ... Default part configuration
         Multipurpose Clock Generator (MCG) in FEI mode.
         Reference clock source for MCG module: Slow internal reference
clock
         Core clock = 20.97152MHz
        Bus clock = 20.97152MHz
   1 ... Maximum achievable clock frequency configuration
         Multipurpose Clock Generator (MCG) in PEE mode.
        Reference clock source for MCG module: System oscillator
reference clock
         Core clock = 48MHz
         Bus clock = 24MHz
   2 ... Chip internaly clocked, ready for Very Low Power Run mode
        Multipurpose Clock Generator (MCG) in BLPI mode.
         Reference clock source for MCG module: Fast internal reference
clock
         Core clock = 4MHz
         Bus clock = 0.8MHz
```

* @file MKL25Z4

```
3 ... Chip externally clocked, ready for Very Low Power Run mode
        Multipurpose Clock Generator (MCG) in BLPE mode.
        Reference clock source for MCG module: System oscillator
reference clock
        Core clock = 4MHz
        Bus clock = 1MHz
  4 ... USB clock setup
        Multipurpose Clock Generator (MCG) in PEE mode.
        Reference clock source for MCG module: System oscillator
reference clock
        Core clock = 48MHz
        Bus clock = 24MHz
/* Define clock source values */
                                8000000u
                                                      /* Value of
#define CPU XTAL CLK HZ
the external crystal or oscillator clock frequency in Hz */
#define CPU INT SLOW CLK HZ 32768u
                                                      /* Value of
the slow internal oscillator clock frequency in Hz */
#define CPU INT FAST CLK HZ 4000000u
                                                     /* Value of
the fast internal oscillator clock frequency in Hz */
/* RTC oscillator setting */
/* Low power mode enable */
/* SMC PMPROT: AVLP=1,ALLS=1,AVLLS=1 */
#define SYSTEM SMC PMPROT VALUE 0x2AU
                                              /* SMC PMPROT
* /
/* Internal reference clock trim */
/* #undef SLOW TRIM ADDRESS */
                                                      /* Slow
oscillator not trimmed. Commented out for MISRA compliance. */
/* #undef SLOW FINE TRIM ADDRESS */
oscillator not trimmed. Commented out for MISRA compliance. */
/* #undef FAST TRIM ADDRESS */
oscillator not trimmed. Commented out for MISRA compliance. */
                                                      /* Fast
/* #undef FAST FINE TRIM ADDRESS */
oscillator not trimmed. Commented out for MISRA compliance. */
#ifdef CLOCK SETUP
#if (CLOCK SETUP == 0)
 #define DEFAULT_SYSTEM_CLOCK 20971520u /* Default
System clock value */
                            MCG MODE FEI /* Clock generator
 #define MCG MODE
mode */
 /* MCG C1: CLKS=0,FRDIV=0,IREFS=1,IRCLKEN=1,IREFSTEN=0 */
  #define SYSTEM_MCG_C1 VALUE 0x06U
                                                      /* MCG C1 */
  /* MCG C2: LOCRE0=0, RANGE0=2, HGO0=0, EREFS0=1, LP=0, IRCS=0 */
  #define SYSTEM MCG C2 VALUE 0x24U
                                                      /* MCG C2 */
 /* MCG C4: DMX32=0,DRST DRS=0,FCTRIM=0,SCFTRIM=0 */
 #define SYSTEM MCG C4 VALUE 0x00U
                                                      /* MCG C4 */
  /* MCG SC: ATME=0, ATMS=0, ATMF=0, FLTPRSRV=0, FCRDIV=0, LOCS0=0 */
                                                      /* MCG SC */
 #define SYSTEM_MCG_SC_VALUE 0x00U
/* MCG C5: PLLCLKEN0=0, PLLSTEN0=0, PRDIV0=0 */
 #define SYSTEM MCG C5 VALUE 0x00U
                                                      /* MCG C5 */
/* MCG C6: LOLIE0=0, PLLS=0, CME0=0, VDIV0=0 */
 #define SYSTEM MCG C6 VALUE 0x00U
                                                      /* MCG C6 */
/* OSCO CR: ERCLKEN=1, EREFSTEN=0, SC2P=0, SC4P=0, SC8P=0, SC16P=0 */
  #define SYSTEM_OSCO_CR_VALUE 0x80U
                                                      /* OSC0 CR */
```

```
/* SMC PMCTRL: RUNM=0,STOPA=0,STOPM=0 */
  #define SYSTEM SMC PMCTRL VALUE 0x00U
                                                    /* SMC PMCTRL
/* SIM CLKDIV1: OUTDIV1=0,OUTDIV4=0 */
 #define SYSTEM SIM CLKDIV1 VALUE 0x00U
                                                     /* SIM CLKDIV1
/* SIM SOPT1: USBREGEN=0,USBSSTBY=0,USBVSTBY=0,OSC32KSEL=3 */
 #define SYSTEM SIM SOPT1 VALUE 0x000C0000U
                                                    /* SIM SOPT1
/* SIM SOPT2:
UARTOSRC=0, TPMSRC=1, USBSRC=0, PLLFLLSEL=0, CLKOUTSEL=0, RTCCLKOUTSEL=0 */
 #define SYSTEM_SIM_SOPT2_VALUE 0x01000000U /* SIM_SOPT2
#elif (CLOCK SETUP == 1)
 #define DEFAULT_SYSTEM_CLOCK 4800000u
                                                    /* Default
System clock value */
 #define MCG MODE
                                 MCG MODE PEE /* Clock generator
mode */
 /* MCG C1: CLKS=0, FRDIV=3, IREFS=0, IRCLKEN=1, IREFSTEN=0 */
 #define SYSTEM MCG C1 VALUE 0x1AU
                                                     /* MCG C1 */
 /* MCG C2: LOCRE0=0, RANGE0=2, HGO0=0, EREFS0=1, LP=0, IRCS=0 */
 #define SYSTEM MCG C2 VALUE 0x24U
                                                     /* MCG C2 */
  /* MCG_C4: DMX32=0,DRST DRS=0,FCTRIM=0,SCFTRIM=0 */
  #define SYSTEM MCG C4 VALUE 0x00U
                                                     /* MCG C4 */
 /* MCG SC: ATME=0,ATMS=0,ATMF=0,FLTPRSRV=0,FCRDIV=0,LOCS0=0 */
 #define SYSTEM MCG SC VALUE 0x00U
                                                    /* MCG SC */
/* MCG C5: PLLCLKEN0=0, PLLSTEN0=0, PRDIV0=1 */
 #define SYSTEM MCG C5 VALUE 0x01U
                                                    /* MCG C5 */
/* MCG C6: LOLIE0=0, PLLS=1, CME0=0, VDIV0=0 */
 #define SYSTEM MCG C6 VALUE 0x40U
                                                     /* MCG C6 */
/* OSCO CR: ERCLKEN=1, EREFSTEN=0, SC2P=0, SC4P=0, SC8P=0, SC16P=0 */
 #define SYSTEM OSCO CR VALUE 0x80U
                                                    /* OSC0 CR */
/* SMC PMCTRL: RUNM=0,STOPA=0,STOPM=0 */
 #define SYSTEM SMC PMCTRL VALUE 0x00U
                                                    /* SMC PMCTRL
/* SIM CLKDIV1: OUTDIV1=1,OUTDIV4=1 */
 #define SYSTEM SIM CLKDIV1 VALUE 0x10010000U
                                                    /* SIM CLKDIV1
/* SIM SOPT1: USBREGEN=0, USBSSTBY=0, USBVSTBY=0, OSC32KSEL=3 */
 #define SYSTEM_SIM_SOPT1_VALUE 0x000C0000U /* SIM_SOPT1
/* SIM SOPT2:
UARTOSRC=0, TPMSRC=1, USBSRC=0, PLLFLLSEL=1, CLKOUTSEL=0, RTCCLKOUTSEL=0 */
  #define SYSTEM SIM SOPT2 VALUE 0x01010000U /* SIM SOPT2
#elif (CLOCK SETUP == 2)
  #define DEFAULT SYSTEM CLOCK 4000000u
                                                    /* Default
                     MCG_MODE_BLPI /* Clock generator
System clock value */
 #define MCG MODE
mode */
 /* MCG C1: CLKS=1,FRDIV=0,IREFS=1,IRCLKEN=1,IREFSTEN=0 */
 #define SYSTEM MCG C1 VALUE 0x46U
                                                     /* MCG C1 */
  /* MCG C2: LOCRE0=0, RANGE0=2, HGO0=0, EREFS0=1, LP=1, IRCS=1 */
  #define SYSTEM_MCG C2 VALUE 0x27U
                                                     /* MCG C2 */
  /* MCG C4: DMX32=0, DRST DRS=0, FCTRIM=0, SCFTRIM=0 */
                                                     /* MCG C4 */
  #define SYSTEM MCG C4 VALUE 0x00U
  /* MCG SC: ATME=0,ATMS=0,ATMF=0,FLTPRSRV=0,FCRDIV=0,LOCS0=0 */
  #define SYSTEM MCG SC VALUE 0x00U
                                                     /* MCG SC */
/* MCG C5: PLLCLKEN0=0, PLLSTEN0=0, PRDIV0=0 */
                                                    /* MCG C5 */
  #define SYSTEM MCG C5 VALUE 0x00U
```

```
/* MCG C6: LOLIE0=0,PLLS=0,CME0=0,VDIV0=0 */
  #define SYSTEM MCG C6 VALUE 0x00U
                                                     /* MCG C6 */
/* OSCO CR: ERCLKEN=1, EREFSTEN=0, SC2P=0, SC4P=0, SC8P=0, SC16P=0 */
 #define SYSTEM OSCO CR VALUE 0x80U
                                                     /* OSC0 CR */
/* SMC PMCTRL: RUNM=0,STOPA=0,STOPM=0 */
 #define SYSTEM SMC PMCTRL VALUE 0x00U
                                                     /* SMC PMCTRL
/* SIM CLKDIV1: OUTDIV1=0,OUTDIV4=4 */
 #define SYSTEM_SIM_CLKDIV1_VALUE 0x00040000U
                                                     /* SIM CLKDIV1
/* SIM SOPT1: USBREGEN=0, USBSSTBY=0, USBVSTBY=0, OSC32KSEL=3 */
 #define SYSTEM SIM SOPT1 VALUE 0x000C0000U
                                                    /* SIM SOPT1
/* SIM SOPT2:
UARTOSRC=0, TPMSRC=2, USBSRC=0, PLLFLLSEL=0, CLKOUTSEL=0, RTCCLKOUTSEL=0 */
 #define SYSTEM SIM SOPT2 VALUE 0x02000000U /* SIM SOPT2
#elif (CLOCK SETUP == 3)
 #define DEFAULT_SYSTEM_CLOCK
                                  4000000u
                                                     /* Default
System clock value */
 #define MCG MODE
                                  MCG MODE BLPE /* Clock generator
mode */
 /* MCG C1: CLKS=2,FRDIV=3,IREFS=0,IRCLKEN=1,IREFSTEN=0 */
  #define SYSTEM MCG C1 VALUE 0x9AU
                                                      /* MCG C1 */
 /* MCG C2: LOCRE0=0, RANGE0=2, HGO0=0, EREFS0=1, LP=1, IRCS=1 */
  #define SYSTEM MCG C2 VALUE 0x27U
                                                      /* MCG C2 */
 /* MCG C4: DMX32=0, DRST DRS=0, FCTRIM=0, SCFTRIM=0 */
  #define SYSTEM MCG C4 VALUE 0x00U
                                                     /* MCG C4 */
 /* MCG SC: ATME=0, ATMS=0, ATMF=0, FLTPRSRV=0, FCRDIV=1, LOCS0=0 */
 #define SYSTEM MCG SC VALUE 0x02U
                                                    /* MCG SC */
/* MCG C5: PLLCLKEN0=0, PLLSTEN0=0, PRDIV0=0 */
 #define SYSTEM MCG C5 VALUE 0x00U
                                                     /* MCG C5 */
/* MCG C6: LOLIE 0=0, PLLS=0, CME0=0, VDIV0=0 */
 #define SYSTEM MCG C6 VALUE
                                  0x00U
                                                     /* MCG C6 */
/* OSCO CR: ERCLKEN=1, EREFSTEN=0, SC2P=0, SC4P=0, SC8P=0, SC16P=0 */
 #define SYSTEM OSCO CR VALUE
                                                     /* OSC0 CR */
                                  0x80U
/* SMC PMCTRL: RUNM=0,STOPA=0,STOPM=0 */
                                                     /* SMC PMCTRL
 #define SYSTEM SMC PMCTRL VALUE 0x00U
/* SIM CLKDIV1: OUTDIV1=1,OUTDIV4=3 */
                                                     /* SIM CLKDIV1
 #define SYSTEM_SIM_CLKDIV1_VALUE 0x10030000U
/* SIM SOPT1: USBREGEN=0, USBSSTBY=0, USBVSTBY=0, OSC32KSEL=3 */
  #define SYSTEM SIM SOPT1 VALUE 0x000C0000U /* SIM SOPT1
/* SIM SOPT2:
UARTOSRC=0, TPMSRC=2, USBSRC=0, PLLFLLSEL=0, CLKOUTSEL=0, RTCCLKOUTSEL=0 */
  #define SYSTEM SIM SOPT2 VALUE 0x02000000U /* SIM SOPT2
#elif (CLOCK SETUP == 4)
 #define DEFAULT SYSTEM CLOCK 4800000u
                                                     /* Default
System clock value */
                                  MCG MODE PEE /* Clock generator
 #define MCG MODE
mode */
  /* MCG_C1: CLKS=0,FRDIV=3,IREFS=0,IRCLKEN=1,IREFSTEN=0 */
 #define SYSTEM MCG C1 VALUE 0x1AU
                                                      /* MCG C1 */
  /* MCG C2: LOCRE0=0, RANGE0=2, HGO0=0, EREFS0=1, LP=0, IRCS=0 */
  #define SYSTEM MCG C2 VALUE 0x24U
                                                      /* MCG C2 */
 /* MCG C4: DMX32=0,DRST DRS=0,FCTRIM=0,SCFTRIM=0 */
                                                      /* MCG C4 */
  #define SYSTEM MCG C4 VALUE 0x00U
```

```
/* MCG SC: ATME=0,ATMS=0,ATMF=0,FLTPRSRV=0,FCRDIV=0,LOCS0=0 */
 #define SYSTEM MCG SC VALUE
                                                        /* MCG SC */
                                    0x00U
/* MCG C5: PLLCLKEN0=0, PLLSTEN0=0, PRDIV0=1 */
 #define SYSTEM MCG C5 VALUE 0x01U
                                                        /* MCG C5 */
/* MCG C6: LOLIE0=0, PLLS=1, CME0=0, VDIV0=0 */
                                                        /* MCG C6 */
 #define SYSTEM MCG C6 VALUE 0x40U
/* OSCO CR: ERCLKEN=1, EREFSTEN=0, SC2P=0, SC4P=0, SC8P=0, SC16P=0 */
 #define SYSTEM OSCO CR VALUE 0x80U
                                                        /* OSC0 CR */
/* SMC PMCTRL: RUNM=0,STOPA=0,STOPM=0 */
 #define SYSTEM SMC PMCTRL VALUE 0x00U
                                                       /* SMC PMCTRL
/* SIM CLKDIV1: OUTDIV1=1,OUTDIV4=1 */
 #define SYSTEM_SIM_CLKDIV1_VALUE 0x10010000U /* SIM CLKDIV1
/* SIM SOPT1: USBREGEN=0, USBSSTBY=0, USBVSTBY=0, OSC32KSEL=3 */
 #define SYSTEM_SIM_SOPT1_VALUE 0x000C0000U /* SIM_SOPT1
/* SIM SOPT2:
UARTOSRC=0, TPMSRC=1, USBSRC=0, PLLFLLSEL=1, CLKOUTSEL=0, RTCCLKOUTSEL=0 */
#define SYSTEM SIM SOPT2 VALUE 0x01010000U /* SIM SOPT2
#endif
#else
 #define DEFAULT_SYSTEM_CLOCK 20971520u /* Default
System clock value */
#endif
/**
* @brief System clock frequency (core clock)
* The system clock frequency supplied to the SysTick timer and the
processor
* core clock. This variable can be used by the user application to setup
the
* SysTick timer or configure other parameters. It may also be used by
debugger to
* query the frequency of the debug timer or configure the trace clock
speed
* SystemCoreClock is initialized with a correct predefined value.
extern uint32 t SystemCoreClock;
/**
* @brief Setup the microcontroller system.
* Typically this function configures the oscillator (PLL) that is part
* microcontroller device. For systems with variable clock speed it also
* the variable SystemCoreClock. SystemInit is called from startup device
file.
void SystemInit (void);
* @brief Updates the SystemCoreClock variable.
 * It must be called whenever the core clock is changed during program
```

```
* execution. SystemCoreClockUpdate() evaluates the clock register
settings and calculates
 * the current core clock.
void SystemCoreClockUpdate (void);
#ifdef cplusplus
#endif
#endif /* #if !defined(SYSTEM MKL25Z4 H ) */
/****************************
 * @file
          core cm7.h
 * @brief
           CMSIS Cortex-M7 Core Peripheral Access Layer Header File
 * @version V4.10
 * @date
           18. March 2015
 * @note
************************
****/
/* Copyright (c) 2009 - 2015 ARM LIMITED
  All rights reserved.
  Redistribution and use in source and binary forms, with or without
  modification, are permitted provided that the following conditions are
met:
  - Redistributions of source code must retain the above copyright
    notice, this list of conditions and the following disclaimer.
   - Redistributions in binary form must reproduce the above copyright
    notice, this list of conditions and the following disclaimer in the
    documentation and/or other materials provided with the distribution.
   - Neither the name of ARM nor the names of its contributors may be
used
    to endorse or promote products derived from this software without
    specific prior written permission.
  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
  AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
PURPOSE
  ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS
BF.
  LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR
BUSINESS
   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER
  CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
OTHERWISE)
```

ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF

_____* /

POSSIBILITY OF SUCH DAMAGE.

THE

```
#if defined ( __ICCARM__ )
    #pragma system_include    /* treat file as system include file for MISRA
check */
#endif
#ifndef CORE CM7 H GENERIC
#define __CORE_CM7 H GENERIC
#ifdef __cplusplus
  extern "C" {
#endif
/** \page CMSIS MISRA Exceptions MISRA-C:2004 Compliance Exceptions
 CMSIS violates the following MISRA-C:2004 rules:
  \li Required Rule 8.5, object/function definition in header file.<br>
    Function definitions in header files are used to allow 'inlining'.
  \li Required Rule 18.4, declaration of union type or object of union
type: '{...}'.<br>
    Unions are used for effective representation of core registers.
  \li Advisory Rule 19.7, Function-like macro defined.<br>
    Function-like macros are used to allow more efficient code.
/***************************
                 CMSIS definitions
*****************
/** \ingroup Cortex M7
 @ {
*/
/* CMSIS CM7 definitions */
#define CM7 CMSIS VERSION MAIN (0x04)
/*!< [31:16] CMSIS HAL main version */</pre>
#define CM7 CMSIS VERSION SUB (0x00)
/*!< [15:0] CMSIS HAL sub version */
#define __CM7_CMSIS_VERSION ((__CM7_CMSIS_VERSION_MAIN << 16) | \</pre>
                                 __CM7_CMSIS_VERSION_SUB
/*!< CMSIS HAL version number
#define CORTEX M
                              (0x07)
/*!< Cortex-M Core
#if defined ( __CC_ARM )
 #define __ASM
                          asm
/*! asm keyword for ARM Compiler
 #define __INLINE inline
/*!< inline keyword for ARM Compiler</pre>
 #define STATIC INLINE static inline
#elif defined ( GNUC )
```

```
#define ASM
/*!< asm keyword for GNU Compiler</pre>
 #define __INLINE inline
/*!< inline keyword for GNU Compiler</pre>
 #define STATIC INLINE static inline
#elif defined ( __ICCARM___ )
  #define ASM __asm
                                         */
/*!< asm keyword for IAR Compiler</pre>
  #define INLINE inline
/*!< inline keyword for IAR Compiler. Only available in High optimization
mode! */
  #define STATIC INLINE static inline
\#elif defined ( \__TMS470___ )
 #define ASM
/*!< asm keyword for TI CCS Compiler</pre>
                                         */
 #define STATIC INLINE static inline
#elif defined ( __TASKING___ )
 #define ASM
                           asm
/*!< asm keyword for TASKING Compiler</pre>
                                        * /
 #define __INLINE inline
                                         */
/*!< inline keyword for TASKING Compiler
 #define __STATIC INLINE static inline
#elif defined ( CSMC )
 #define __packed
 #define __ASM asm
                                                                  /*!<
asm keyword for COSMIC Compiler
 #define INLINE inline
/*use -pc99 on compile line !< inline keyword for COSMIC Compiler */
 #define STATIC INLINE static inline
#endif
    FPU USED indicates whether an FPU is used or not.
   For this, __FPU_PRESENT has to be checked prior to making use of FPU
specific registers and functions.
*/
#if defined ( CC ARM )
 #if defined TARGET FPU VFP
   #if ( FPU PRESENT == 1)
      #define __FPU_USED
     #warning "Compiler generates FPU instructions for a device without
an FPU (check ___FPU_PRESENT)"
     #define __FPU_USED
   #endif
  #else
   #define __FPU_USED 0
  #endif
#elif defined ( __GNUC__ )
#if defined (__VFP_FP__)
                       __) && !defined(__SOFTFP )
   #if ( FPU \overline{PRESENT} == 1)
     #define ___FPU_USED
     #warning "Compiler generates FPU instructions for a device without
an FPU (check FPU PRESENT)"
```

```
#define __FPU_USED
    #endif
  #else
    #define __FPU_USED
  #endif
#elif defined ( ICCARM )
  #if defined ARMVFP
    #if ( FPU PRESENT == 1)
      #define ___FPU_USED
                                 1
    #else
      #warning "Compiler generates FPU instructions for a device without
an FPU (check __FPU_PRESENT)"
      #define __FPU USED
    #endif
  #else
    #define __FPU_USED
  #endif
#elif defined ( __TMS470__ )
#if defined __TI_VFP_SUPPORT__
    #if (__FPU_PRESENT == 1)
      #define __FPU USED
    #else
      #warning "Compiler generates FPU instructions for a device without
an FPU (check __FPU_PRESENT)"

#define __FPU_USED
    #endif
  #else
    #define __FPU_USED
  #endif
#elif defined ( __TASKING__ )
   #if defined __FPU_VFP__
    #if ( FPU PRESENT == 1)
      #define __FPU USED
                                 1
    #else
     #error "Compiler generates FPU instructions for a device without an
FPU (check __FPU_PRESENT)"
      #define __FPU USED
    #endif
  #else
    #define FPU USED
  #endif
                                /* Cosmic */
#elif defined ( __CSMC__ )
   #if ( __CSMC__ & 0x400)
                                   // FPU present for parser
    #if \overline{\text{(FPU PRESENT == 1)}}
      #define __FPU_USED
                                  1
    #else
     #error "Compiler generates FPU instructions for a device without an
FPU (check FPU PRESENT)"
     #define __FPU_USED
    #endif
  #else
    #define FPU USED
                                 0
  #endif
#endif
```

```
#include <stdint.h>
                                       /* standard types definitions
#include <core cmInstr.h>
                                       /* Core Instruction Access
#include <core cmFunc.h>
                                       /* Core Function Access
* /
                                      /* Compiler specific SIMD
#include <core cmSimd.h>
Intrinsics
#ifdef cplusplus
#endif
#endif /* CORE CM7 H GENERIC */
#ifndef CMSIS GENERIC
#ifndef __CORE_CM7_H_DEPENDANT
#define __CORE_CM7_H_DEPENDANT
#ifdef __cplusplus
extern "C" {
#endif
/* check device defines and use defaults */
#if defined __CHECK DEVICE DEFINES
 #ifndef CM7 REV
   #define CM7 REV
                                  0x0000
   #warning " CM7 REV not defined in device header file; using
default!"
 #endif
 #ifndef FPU PRESENT
   #define __FPU PRESENT
   #warning "__FPU_PRESENT not defined in device header file; using
default!"
 #endif
 #ifndef __MPU_PRESENT
   #define __MPU_PRESENT
                                    0
   #warning "__MPU_PRESENT not defined in device header file; using
default!"
 #endif
  #ifndef __ICACHE_PRESENT
   #define __ICACHE_PRESENT
   #warning " ICACHE PRESENT not defined in device header file; using
default!"
 #endif
 #ifndef DCACHE PRESENT
   #define DCACHE PRESENT
                                   0
   #warning " DCACHE PRESENT not defined in device header file; using
default!"
 #endif
  #ifndef DTCM PRESENT
   #define __DTCM_PRESENT
                                   0
   using default!"
```

```
#endif
  #ifndef __NVIC_PRIO_BITS
    #define __NVIC_PRIO_BITS
    #warning "__NVIC_PRIO_BITS not defined in device header file; using
default!"
  #endif
#define __Vendor_SysTickConfig 0
#warning "__Vendor_SysTickConfig not defined in device header file;
using default!"
  #ifndef Vendor SysTickConfig
  #endif
#endif
/* IO definitions (access restrictions to peripheral registers) */
    \defgroup CMSIS glob defs CMSIS Global Defines
    <strong>IO Type Qualifiers</strong> are used
    \li to specify the access to peripheral variables.
    \li for automatic generation of peripheral register debug
information.
* /
#ifdef cplusplus
#define __I volatile
permissions *
                                       /*!< Defines 'read only'</pre>
#else
#define __I volatile const /*!< Defines 'read only'
permissions */</pre>
#endif
#define
           __0
                  volatile
                                       /*!< Defines 'write only'</pre>
permissions
#define ___IO permissions
                   volatile
                                       /*!< Defines 'read / write'</pre>
/*@} end of group Cortex M7 */
/***************************
*****
                  Register Abstraction
 Core Register contain:
  - Core Register
  - Core NVIC Register
  - Core SCB Register
  - Core SysTick Register
  - Core Debug Register
  - Core MPU Register
  - Core FPU Register
*******************
****/
/** \defgroup CMSIS core register Defines and Type Definitions
    \brief Type definitions and defines for Cortex-M processor based
devices.
* /
/** \ingroup CMSIS_core_register
```

```
\defgroup CMSIS CORE Status and Control Registers
    \brief Core Register type definitions.
 @ {
 */
/** \brief Union type to access the Application Program Status Register
*/
typedef union
 struct
                                        /*!< bit: 0..15 Reserved
   uint32 t reserved0:16;
   uint32 t GE:4;
                                        /*!< bit: 16..19 Greater than
                      * /
or Equal flags
   uint32_t _reserved1:7;
                                         /*!< bit: 20..26 Reserved
   uint32 t Q:1;
                                         /*!< bit: 27 Saturation</pre>
                        * /
condition flag
   uint32 t V:1;
                                          /*!< bit:
                                                       28 Overflow
                         * /
condition code flag
                                          /*!< bit:
                                                        29 Carry
   uint32 t C:1;
                             */
condition code flag
                                         /*!< bit:
                                                        30 Zero condition
   uint32 t Z:1;
code flag
   uint32 t N:1;
                                         /*!< bit: 31 Negative
                         */
condition code flag
 } b;
                                         /*!< Structure used for bit
                        */
access
uint32 t w;
                                         /*!< Type used for word
                        * /
access
} APSR Type;
/* APSR Register Definitions */
#define APSR N Pos
                                            31
/*!< APSR: N Position */</pre>
#define APSR_N_Msk
                                            (1UL << APSR N Pos)
/*!< APSR: N Mask */
                                            30
#define APSR Z Pos
/*!< APSR: Z Position */</pre>
#define APSR Z Msk
                                            (1UL << APSR Z Pos)
/*!< APSR: Z Mask */
#define APSR_C_Pos
                                            29
/*!< APSR: C Position */</pre>
#define APSR C Msk
                                            (1UL << APSR C Pos)
/*!< APSR: C Mask */</pre>
#define APSR V Pos
                                            28
/*!< APSR: V Position */
#define APSR V Msk
                                            (1UL << APSR V Pos)
/*!< APSR: V Mask */
#define APSR Q Pos
                                            2.7
/*!< APSR: Q Position */</pre>
#define APSR Q Msk
                                            (1UL << APSR Q Pos)
/*!< APSR: Q Mask */</pre>
```

```
#define APSR GE Pos
                                          16
/*!< APSR: GE Position */</pre>
#define APSR GE Msk
                                          (0xFUL << APSR GE Pos)
/*!< APSR: GE Mask */
/** \brief Union type to access the Interrupt Program Status Register
(IPSR).
* /
typedef union
 struct
  uint32 t ISR:9;
                                       /*!< bit: 0.. 8 Exception
number
  uint32_t _reserved0:23;
                                        /*!< bit: 9..31 Reserved
                                        /*!< Structure used for bit
 } b;
                       * /
access
 uint32 t w;
                                        /*!< Type used for word
access
} IPSR_Type;
/* IPSR Register Definitions */
#define IPSR ISR Pos
/*!< IPSR: ISR Position */</pre>
#define IPSR ISR Msk
                                          (0x1FFUL /*<< IPSR ISR Pos*/)
/*!< IPSR: ISR Mask */</pre>
/** \brief Union type to access the Special-Purpose Program Status
Registers (xPSR).
* /
typedef union
 struct
                                        /*!< bit: 0.. 8 Exception
  uint32_t ISR:9;
                        * /
number
                                        /*!< bit: 9..15 Reserved
  uint32_t _reserved0:7;
   uint32 t GE:4;
                                        /*!< bit: 16..19 Greater than
                    * /
or Equal flags
   uint32 t reserved1:4;
                                       /*!< bit: 20..23 Reserved
                                        /*!< bit: 24 Thumb bit
   uint32_t T:1;
(read 0)
                                        /*!< bit: 25..26 saved IT state
   uint32_t IT:2;
(read 0)
   uint32 t Q:1;
                                        /*!< bit:
                                                      27 Saturation
condition flag
                        * /
   uint32 t V:1;
                                        /*!< bit:
                                                      28 Overflow
                         */
condition code flag
   uint32_t C:1;
                                        /*!< bit:
                                                      29 Carry
                            * /
condition code flag
   uint32_t Z:1;
                                        /*!< bit:
                                                      30 Zero condition
code flag
                                        /*!< bit:
   uint32 t N:1;
                                                      31 Negative
                        * /
condition code flag
```

```
} b;
                                           /*!< Structure used for bit
                        * /
access
 uint32_t w;
                                           /*!< Type used for word
                        * /
access
} xPSR Type;
/* xPSR Register Definitions */
#define xPSR N Pos
                                             31
/*!< xPSR: N Position */
#define xPSR N Msk
                                             (1UL << xPSR N Pos)
/*!< xPSR: N Mask */
#define xPSR Z Pos
                                             30
/*!< xPSR: Z Position */</pre>
#define xPSR Z Msk
                                             (1UL << xPSR Z Pos)
/*!< xPSR: Z Mask */
                                             29
#define xPSR C Pos
/*!< xPSR: C Position */
#define xPSR C Msk
                                             (1UL << xPSR C Pos)
/*!< xPSR: C Mask */
                                             28
#define xPSR V Pos
/*!< xPSR: V Position */</pre>
#define xPSR V Msk
                                             (1UL << xPSR V Pos)
/*!< xPSR: V Mask */
                                             27
#define xPSR Q Pos
/*!< xPSR: Q Position */</pre>
#define xPSR_Q_Msk
                                             (1UL << xPSR_Q_Pos)
/*!< xPSR: Q Mask */
#define xPSR IT Pos
                                             25
/*!< xPSR: IT Position */
#define xPSR IT Msk
                                             (3UL << xPSR IT Pos)
/*!< xPSR: IT Mask */
#define xPSR_T_Pos
                                             24
/*!< xPSR: T Position */</pre>
#define xPSR T Msk
                                             (1UL << xPSR T Pos)
/*!< xPSR: T Mask */
#define xPSR GE Pos
                                             16
/*!< xPSR: GE Position */
#define xPSR GE Msk
                                             (0xFUL << xPSR_GE_Pos)
/*!< xPSR: GE Mask */
#define xPSR ISR Pos
                                              0
/*!< xPSR: ISR Position */</pre>
#define xPSR ISR Msk
                                             (0x1FFUL /*<< xPSR ISR Pos*/)
/*!< xPSR: ISR Mask */</pre>
/** \brief Union type to access the Control Registers (CONTROL).
* /
typedef union
 struct
```

```
/*!< bit: 0 Execution</pre>
   uint32 t nPRIV:1;
privilege in Thread mode */
                                                        1 Stack to be
   uint32 t SPSEL:1;
                                          /*!< bit:
                                          /*!< bit: 2 FP extension</pre>
   uint32 t FPCA:1;
active flag
  uint32 t reserved0:29;
                                         /*!< bit: 3..31 Reserved
 } b;
                                         /*!< Structure used for bit
access
                                         /*!< Type used for word
uint32 t w;
                        * /
access
} CONTROL Type;
/* CONTROL Register Definitions */
                                             2
#define CONTROL FPCA Pos
/*!< CONTROL: FPCA Position */
#define CONTROL FPCA Msk
                                            (1UL << CONTROL FPCA Pos)
/*! < CONTROL: FPCA Mask */
#define CONTROL SPSEL Pos
/*!< CONTROL: SPSEL Position */</pre>
                                            (1UL << CONTROL SPSEL_Pos)
#define CONTROL SPSEL Msk
/*!< CONTROL: SPSEL Mask */</pre>
#define CONTROL nPRIV Pos
/*!< CONTROL: nPRIV Position */</pre>
#define CONTROL nPRIV Msk
                                          (1UL /*<< CONTROL nPRIV Pos*/)
/*!< CONTROL: nPRIV Mask */</pre>
/*@} end of group CMSIS CORE */
/** \ingroup CMSIS core register
    \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) \brief Type definitions for the NVIC Registers
 @ {
 */
/** \brief Structure type to access the Nested Vectored Interrupt
Controller (NVIC).
* /
typedef struct
   _IO uint32_t ISER[8];
                                          /*!< Offset: 0x000 (R/W)
Interrupt Set Enable Register
      uint32_t RESERVED0[24];
   IO uint32 t ICER[8];
                                          /*! < Offset: 0x080 (R/W)
Interrupt Clear Enable Register
      uint32 t RSERVED1[24];
  IO uint32 t ISPR[8];
                                         /*!< Offset: 0x100 (R/W)
Interrupt Set Pending Register
      uint32_t RESERVED2[24];
   _IO uint32_t ICPR[8];
                                         /*!< Offset: 0x180 (R/W)
Interrupt Clear Pending Register
      uint32 t RESERVED3[24];
                                         /*!< Offset: 0x200 (R/W)
  IO uint32 t IABR[8];
Interrupt Active bit Register
       uint32 t RESERVED4[56];
```

```
__IO uint8_t IP[240];
                                     /*!< Offset: 0x300 (R/W)
Interrupt Priority Register (8Bit wide) */
      uint32_t RESERVED5[644];
   _O uint32_t STIR;
                                     /*!< Offset: 0xE00 ( /W)
Software Trigger Interrupt Register
NVIC Type;
/* Software Triggered Interrupt Register Definitions */
#define NVIC STIR INTID Pos
/*! < STIR: INTLINESNUM Position */
#define NVIC_STIR_INTID_Msk
                                        (0x1FFUL /*<<
/*@} end of group CMSIS NVIC */
/** \ingroup CMSIS core_register
   \defgroup CMSIS SCB System Control Block (SCB)
   \brief Type definitions for the System Control Block Registers
 @ {
 */
/** \brief Structure type to access the System Control Block (SCB).
typedef struct
                                     /*! < Offset: 0x000 (R/) CPUID
  I uint32 t CPUID;
Base Register
                                            * /
 __IO uint32_t ICSR;
                                     /*!< Offset: 0x004 (R/W)
Interrupt Control and State Register
                                                  * /
                                     /*!< Offset: 0x008 (R/W) Vector
  IO uint32 t VTOR;
Table Offset Register
  IO uint32 t AIRCR;
                                     /*! < Offset: 0x00C (R/W)
Application Interrupt and Reset Control Register
                                                 * /
 IO uint32 t SCR;
                                     /*!< Offset: 0x010 (R/W) System
                                           * /
Control Register
  __IO uint32_t CCR;
                                      /*! < Offset: 0x014 (R/W)
Configuration Control Register
                                                  * /
                                     /*! < Offset: 0x018 (R/W) System
  __IO uint8_t SHPR[12];
Handlers Priority Registers (4-7, 8-11, 12-15) */
  IO uint32 t SHCSR;
                                      /*! < Offset: 0x024 (R/W)
Handler Control and State Register
  IO uint32 t CFSR;
                                      /*!< Offset: 0x028 (R/W)
                                                  */
Configurable Fault Status Register
  __IO uint32_t HFSR;
                                      /*! < Offset: 0x02C (R/W)
HardFault Status Register
                                                  * /
  __IO uint32_t DFSR;
                                     /*!< Offset: 0x030 (R/W)
                                                              Debug
Fault Status Register
  IO uint32 t MMFAR;
                                     /*! < Offset: 0x034 (R/W)
MemManage Fault Address Register
                                                  */
 IO uint32 t BFAR;
                                     /*!< Offset: 0x038 (R/W)
                                                  */
BusFault Address Register
 IO uint32 t AFSR;
                                     /*!< Offset: 0x03C (R/W)
Auxiliary Fault Status Register
                                                  * /
                                     /*!< Offset: 0x040 (R/)
  I uint32 t ID PFR[2];
Processor Feature Register
                                                  * /
                                    /*! < Offset: 0x048 (R/) Debug
I uint32 t ID DFR;
Feature Register
                                            * /
                                /*! < Offset: 0x04C (R/)
 I uint32 t ID AFR;
                                                  */
Auxiliary Feature Register
```

```
__I uint32_t ID_MFR[4];
Model Feature Register
                                      /*! < Offset: 0x050 (R/) Memory
 __I uint32_t ID_ISAR[5];
                                       /*!< Offset: 0x060 (R/)
Instruction Set Attributes Register
     uint32 t RESERVED0[1];
  I uint32 t CLIDR;
                                       /*! < Offset: 0x078 (R/) Cache
Level ID register
 I uint32 t CTR;
                                      /*! < Offset: 0x07C (R/) Cache
Type register
 __I uint32_t CCSIDR;
                                       /*! < Offset: 0x080 (R/) Cache
Size ID Register
 __IO uint32_t CSSELR;
                                       /*!< Offset: 0x084 (R/W)
Size Selection Register
 IO uint32 t CPACR;
                                       /*!< Offset: 0x088 (R/W)
Coprocessor Access Control Register
                                                    * /
     uint32_t RESERVED3[93];
                                       /*!< Offset: 0x200 ( /W)
   O uint32_t STIR;
Software Triggered Interrupt Register
     uint32 t RESERVED4[15];
   _I uint32_t MVFR0;
                                       /*! < Offset: 0x240 (R/) Media
and VFP Feature Register 0
  I uint32 t MVFR1;
                                       /*! < Offset: 0x244 (R/) Media
                                             */
and VFP Feature Register 1
 __I uint32_t MVFR2;
                                       /*! < Offset: 0x248 (R/) Media
                                              */
and VFP Feature Register 1
    uint32 t RESERVED5[1];
  O uint32 t ICIALLU;
                                      /*!< Offset: 0x250 ( /W) I-
Cache Invalidate All to PoU
                                                  * /
     uint32_t RESERVED6[1];
   O uint32_t ICIMVAU;
                                       /*!< Offset: 0x258 ( /W)
Cache Invalidate by MVA to PoU
                                                  * /
                                       /*!< Offset: 0x25C ( /W)
  O uint32 t DCIMVAC;
Cache Invalidate by MVA to PoC
                                                  * /
  __O uint32_t DCISW;
                                      /*!< Offset: 0x260 ( /W)
                                                  */
Cache Invalidate by Set-way
  __O uint32_t DCCMVAU;
                                      /*!< Offset: 0x264 ( /W)
Cache Clean by MVA to PoU
                                                  * /
  _O uint32_t DCCMVAC;
                                      /*!< Offset: 0x268 ( /W)
Cache Clean by MVA to PoC
                                                  */
                                      /*!< Offset: 0x26C ( /W)
  O uint32 t DCCSW;
Cache Clean by Set-way
                                                  * /
  O uint32 t DCCIMVAC;
                                       /*!< Offset: 0x270 ( /W)
Cache Clean and Invalidate by MVA to PoC
                                                  * /
  O uint32 t DCCISW;
                                        /*! < Offset: 0x274 ( /W)
Cache Clean and Invalidate by Set-way
      uint32_t RESERVED7[6];
                                       /*! < Offset: 0x290 (R/W)
   IO uint32 t ITCMCR;
Instruction Tightly-Coupled Memory Control Register */
   IO uint32 t DTCMCR;
                                       /*!< Offset: 0x294 (R/W)
Tightly-Coupled Memory Control Registers
                                               * /
  __IO uint32_t AHBPCR;
                                       /*!< Offset: 0x298 (R/W)
                                                                AHBP
Control Register
                                               * /
  __IO uint32_t CACR;
                                      /*! < Offset: 0x29C (R/W)
Cache Control Register
                                                * /
  __IO uint32_t AHBSCR;
                                      /*! < Offset: 0x2A0 (R/W)
                                                                AHR
Slave Control Register
                                                * /
     uint32 t RESERVED8[1];
   IO uint32 t ABFSR;
                                      /*! < Offset: 0x2A8 (R/W)
Auxiliary Bus Fault Status Register
                                                    * /
} SCB Type;
```

```
/* SCB CPUID Register Definitions */
#define SCB CPUID IMPLEMENTER Pos
/*! < SCB CPUID: IMPLEMENTER Position */
#define SCB CPUID IMPLEMENTER Msk
                                         (0xFFUL <<
SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */
#define SCB CPUID VARIANT Pos
                                          20
/*! < SCB CPUID: VARIANT Position */
#define SCB CPUID VARIANT Msk
                                          (0xFUL <<
SCB CPUID VARIANT Pos)
                                    /*!< SCB CPUID: VARIANT Mask */</pre>
#define SCB CPUID ARCHITECTURE Pos
                                          16
/*!< SCB CPUID: ARCHITECTURE Position */</pre>
#define SCB CPUID ARCHITECTURE Msk
                                         (0xFUL <<
                                   /*!< SCB CPUID: ARCHITECTURE Mask */</pre>
SCB_CPUID_ARCHITECTURE_Pos)
#define SCB CPUID PARTNO Pos
/*!< SCB CPUID: PARTNO Position */</pre>
#define SCB CPUID PARTNO Msk
                                          (0xFFFUL <<
SCB CPUID PARTNO Pos)
                                 /*! < SCB CPUID: PARTNO Mask */
#define SCB CPUID REVISION Pos
/*!< SCB CPUID: REVISION Position */</pre>
#define SCB CPUID REVISION Msk
                                          (0xFUL /*<<
                                  /*! < SCB CPUID: REVISION Mask */
SCB CPUID REVISION Pos*/)
/* SCB Interrupt Control State Register Definitions */
#define SCB ICSR NMIPENDSET Pos
/*! < SCB ICSR: NMIPENDSET Position */
#define SCB ICSR PENDSVSET Pos
                                          28
/*!< SCB ICSR: PENDSVSET Position */</pre>
#define SCB ICSR PENDSVSET Msk
                                          (1UL <<
SCB ICSR PENDSVSET Pos)
                                      /*! < SCB ICSR: PENDSVSET Mask */
                                          27
#define SCB ICSR PENDSVCLR Pos
/*!< SCB ICSR: PENDSVCLR Position */</pre>
#define SCB ICSR PENDSVCLR Msk
                                          (1UL <<
SCB ICSR PENDSVCLR Pos)
                                     /*!< SCB ICSR: PENDSVCLR Mask */</pre>
#define SCB ICSR PENDSTSET Pos
                                          26
/*!< SCB ICSR: PENDSTSET Position */</pre>
#define SCB_ICSR_PENDSTSET_Msk
                                          (1UL <<
SCB ICSR PENDSTSET Pos)
                                      /*!< SCB ICSR: PENDSTSET Mask */</pre>
#define SCB ICSR PENDSTCLR Pos
                                          25
/*!< SCB ICSR: PENDSTCLR Position */</pre>
#define SCB ICSR PENDSTCLR Msk
                                          (1UL <<
                                      /*!< SCB ICSR: PENDSTCLR Mask */</pre>
SCB ICSR PENDSTCLR Pos)
#define SCB ICSR ISRPREEMPT Pos
                                          23
/*!< SCB ICSR: ISRPREEMPT Position */</pre>
#define SCB ICSR ISRPREEMPT Msk
                                          (1UL <<
                                     /*!< SCB ICSR: ISRPREEMPT Mask */</pre>
SCB ICSR ISRPREEMPT Pos)
#define SCB ICSR ISRPENDING Pos
                                          22
/*! < SCB ICSR: ISRPENDING Position */
```

```
#define SCB ICSR VECTPENDING Pos
/*!< SCB ICSR: VECTPENDING Position */</pre>
#define SCB ICSR VECTPENDING Msk (0x1FFUL <<
#define SCB ICSR RETTOBASE Pos
                                    11
/*!< SCB ICSR: RETTOBASE Position */
#define SCB ICSR VECTACTIVE Pos
/*!< SCB ICSR: VECTACTIVE Position */</pre>
#define SCB_ICSR_VECTACTIVE_Msk
                                   (0x1FFUL /*<<
SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB_ICSR: VECTACTIVE_Mask */
/* SCB Vector Table Offset Register Definitions */
#define SCB VTOR TBLOFF Pos
/* SCB Application Interrupt and Reset Control Register Definitions */
#define SCB AIRCR_VECTKEY_Pos
/*! < SCB AIRCR: VECTKEY Position */
#define SCB_AIRCR_VECTKEY_Msk (0xfffful << SCB_AIRCR_VECTKEY_Pos) /*!< SCB_AIRCR: VECTKEY_Mask */
#define SCB AIRCR VECTKEYSTAT Pos
/*! < SCB AIRCR: VECTKEYSTAT Position */
#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL <<
SCB_AIRCR_VECTKEYSTAT_Pos) /*! < SCB_AIRCR: VECTKEYSTAT_Mask */
#define SCB AIRCR ENDIANESS Pos
                                   15
/*!< SCB AIRCR: ENDIANESS Position */
#define SCB_AIRCR_ENDIANESS_Msk
                                   (1UL <<
SCB AIRCR ENDIANESS Pos)
                                /*!< SCB AIRCR: ENDIANESS Mask */</pre>
#define SCB AIRCR PRIGROUP Pos
                                    8
/*! < SCB AIRCR: PRIGROUP Position */
/*!< SCB AIRCR: PRIGROUP POSITION ,
#define SCB_AIRCR_PRIGROUP_Msk (7UL << /r>
/*!< SCB AIRCR: PRIGROUP Mask */
#define SCB AIRCR SYSRESETREQ Pos
/*!< SCB AIRCR: SYSRESETREQ Position */</pre>
#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB_AIRCR: SYSRESETREQ_Mask
SCB_AIRCR_SYSRESETREQ_Pos)
#define SCB AIRCR VECTCLRACTIVE Pos
/*! < SCB AIRCR: VECTCLRACTIVE Position */
#define SCB AIRCR VECTRESET Pos
/*!< SCB AIRCR: VECTRESET Position */</pre>
```

```
/* SCB System Control Register Definitions */
#define SCB SCR SEVONPEND Pos
/*!< SCB SCR: SEVONPEND Position */</pre>
#define SCB SCR SEVONPEND Msk
                                        (1UL << SCB SCR SEVONPEND Pos)
/*! < SCB SCR: SEVONPEND Mask */
#define SCB SCR SLEEPDEEP Pos
/*! < SCB SCR: SLEEPDEEP Position */
#define SCB SCR SLEEPDEEP Msk
                                        (1UL << SCB SCR SLEEPDEEP Pos)
/*!< SCB SCR: SLEEPDEEP Mask */</pre>
#define SCB SCR SLEEPONEXIT Pos
                                          1
/*!< SCB SCR: SLEEPONEXIT Position */</pre>
                                         (1UL <<
#define SCB SCR SLEEPONEXIT Msk
SCB SCR SLEEPONEXIT Pos)
                                     /*!< SCB SCR: SLEEPONEXIT Mask */</pre>
/* SCB Configuration Control Register Definitions */
#define SCB CCR BP Pos
/*! < SCB CCR: Branch prediction enable bit Position */
#define SCB CCR BP Msk
                                     (1UL << SCB CCR BP Pos)
/*! < SCB CCR: Branch prediction enable bit Mask */
#define SCB CCR IC Pos
/*! < SCB CCR: Instruction cache enable bit Position */
#define SCB CCR IC Msk
                                          (1UL << SCB CCR IC Pos)
/*!< SCB CCR: Instruction cache enable bit Mask */</pre>
#define SCB CCR DC Pos
                                           16
/*! < SCB CCR: Cache enable bit Position */
#define SCB CCR DC Msk
                                         (1UL << SCB CCR DC Pos)
/*! < SCB CCR: Cache enable bit Mask */
#define SCB CCR STKALIGN Pos
/*! < SCB CCR: STKALIGN Position */
                                        (1UL << SCB_CCR_STKALIGN_Pos)
#define SCB_CCR_STKALIGN_Msk
/*!< SCB CCR: STKALIGN Mask */</pre>
#define SCB CCR BFHFNMIGN Pos
/*!< SCB CCR: BFHFNMIGN Position */</pre>
#define SCB CCR BFHFNMIGN Msk
                                        (1UL << SCB CCR BFHFNMIGN Pos)
/*! < SCB CCR: BFHFNMIGN Mask */
#define SCB_CCR_DIV_0_TRP_Pos
/*! < SCB CCR: DIV_0_TRP Position */
#define SCB CCR DIV 0 TRP Msk
                                         (1UL << SCB CCR DIV 0 TRP Pos)
/*! < SCB CCR: DIV 0 TRP Mask */
#define SCB CCR UNALIGN TRP Pos
                                          3
/*! < SCB CCR: UNALIGN TRP Position */
#define SCB CCR_UNALIGN_TRP_Msk
                                         (1UL <<
SCB CCR UNALIGN TRP Pos)
                                     /*!< SCB CCR: UNALIGN_TRP Mask */</pre>
#define SCB CCR USERSETMPEND Pos
                                          1
/*! < SCB CCR: USERSETMPEND Position */
#define SCB CCR USERSETMPEND_Msk
                                        (1UL <<
                                     /*!< SCB CCR: USERSETMPEND Mask */</pre>
SCB CCR USERSETMPEND Pos)
```

```
#define SCB CCR NONBASETHRDENA Pos
/*! < SCB CCR: NONBASETHRDENA Position */
/* SCB System Handler Control and State Register Definitions */
#define SCB SHCSR USGFAULTENA Pos 18
/*! < SCB SHCSR: USGFAULTENA Position */
#define SCB SHCSR BUSFAULTENA Pos
                               17
/*!< SCB SHCSR: BUSFAULTENA Position */</pre>
#define SCB_SHCSR_BUSFAULTENA_Msk
                              (1UL <<
                            /*! < SCB SHCSR: BUSFAULTENA Mask
SCB SHCSR BUSFAULTENA Pos)
#define SCB SHCSR MEMFAULTENA Pos
                               16
/*!< SCB SHCSR: MEMFAULTENA Position */</pre>
#define SCB_SHCSR_MEMFAULTENA_Msk (1UL <<</pre>
                           /*! < SCB SHCSR: MEMFAULTENA Mask
SCB_SHCSR_MEMFAULTENA_Pos)
#define SCB SHCSR SVCALLPENDED Pos
/*!< SCB SHCSR: SVCALLPENDED Position */</pre>
#define SCB SHCSR BUSFAULTPENDED Pos 14
/*! < SCB SHCSR: BUSFAULTPENDED Position */
Mask */
#define SCB SHCSR MEMFAULTPENDED Pos
/*!< SCB SHCSR: MEMFAULTPENDED Position */</pre>
#define SCB_SHCSR_MEMFAULTPENDED_Msk (1UL <</pre>
SCB_SHCSR_MEMFAULTPENDED_Pos) /*! < SCB_SHCSR: MEMFAULTPENDED
Mask */
#define SCB SHCSR USGFAULTPENDED Pos 12
/*!< SCB SHCSR: USGFAULTPENDED Position */</pre>
Mask */
#define SCB SHCSR SYSTICKACT Pos
                               11
/*! < SCB SHCSR: SYSTICKACT Position */
#define SCB_SHCSR_SYSTICKACT_Msk
                               (1UL <<
                            /*!< SCB SHCSR: SYSTICKACT Mask */</pre>
SCB_SHCSR_SYSTICKACT Pos)
#define SCB SHCSR PENDSVACT Pos
                               10
/*! < SCB SHCSR: PENDSVACT Position */
#define SCB SHCSR MONITORACT Pos
/*!< SCB SHCSR: MONITORACT Position */</pre>
```

```
(1UL <<
#define SCB_SHCSR_SVCALLACT_Pos
/*!< SCB SHCSR: SVCALLACT Position */</pre>
                                  (1UL <<
#define SCB_SHCSR_SVCALLACT_Msk
                                 /*!< SCB SHCSR: SVCALLACT Mask */</pre>
SCB SHCSR SVCALLACT Pos)
#define SCB SHCSR USGFAULTACT Pos
/*! < SCB SHCSR: USGFAULTACT Position */
#define SCB SHCSR BUSFAULTACT Pos
                                     1
/*!< SCB SHCSR: BUSFAULTACT Position */</pre>
#define SCB_SHCSR_BUSFAULTACT_Msk (1UL << SCB_SHCSR_BUSFAULTACT_Pos) /*!< SCB_SHCSR: BUSFAULTACT_Mask
#define SCB SHCSR MEMFAULTACT Pos
/*!< SCB SHCSR: MEMFAULTACT Position */</pre>
#define SCB_SHCSR_MEMFAULTACT_Msk (1UL /*<<
SCB_SHCSR_MEMFAULTACT_Pos*/) /*!< SCB_SHCSR: MEMFAULTACT_Mask */
/* SCB Configurable Fault Status Registers Definitions */
#define SCB_CFSR_USGFAULTSR_Pos 16
/*! < SCB CFSR: Usage Fault Status Register Position */
#define SCB_CFSR_USGFAULTSR_Msk
SCB_CFSR_USGFAULTSR_Pos) /*!< SCB CFSR: Usage Fault Status</pre>
Register Mask */
#define SCB_CFSR_BUSFAULTSR Pos
/*! < SCB CFSR: Bus Fault Status Register Position */
Register Mask */
#define SCB_CFSR_MEMFAULTSR_Pos
                                     0
/*! < SCB CFSR: Memory Manage Fault Status Register Position */
Status Register Mask */
/* SCB Hard Fault Status Registers Definitions */
#define SCB HFSR DEBUGEVT Pos
/*!< SCB HFSR: DEBUGEVT Position */</pre>
#define SCB HFSR DEBUGEVT Msk
                                   (1UL << SCB HFSR DEBUGEVT Pos)
/*!< SCB HFSR: DEBUGEVT Mask */</pre>
#define SCB HFSR FORCED Pos
                                     30
/*!< SCB HFSR: FORCED Position */
#define SCB HFSR FORCED Msk
                                   (1UL << SCB HFSR FORCED Pos)
/*!< SCB HFSR: FORCED Mask */</pre>
#define SCB HFSR VECTTBL Pos
/*!< SCB HFSR: VECTTBL Position */
#define SCB HFSR VECTTBL Msk
                                  (1UL << SCB HFSR VECTTBL Pos)
/*!< SCB HFSR: VECTTBL Mask */</pre>
```

```
/* SCB Debug Fault Status Register Definitions */
#define SCB DFSR EXTERNAL Pos
/*!< SCB DFSR: EXTERNAL Position */</pre>
#define SCB DFSR EXTERNAL Msk
                                            (1UL << SCB DFSR EXTERNAL Pos)
/*!< SCB DFSR: EXTERNAL Mask */</pre>
                                             3
#define SCB DFSR VCATCH Pos
/*! < SCB DFSR: VCATCH Position */
#define SCB DFSR VCATCH Msk
                                            (1UL << SCB DFSR VCATCH Pos)
/*! < SCB DFSR: VCATCH Mask */
#define SCB DFSR DWTTRAP Pos
/*!< SCB DFSR: DWTTRAP Position */</pre>
#define SCB DFSR DWTTRAP Msk
                                            (1UL << SCB DFSR DWTTRAP Pos)
/*! < SCB DFSR: DWTTRAP Mask */
#define SCB DFSR BKPT Pos
/*! < SCB DFSR: BKPT Position */
#define SCB DFSR BKPT Msk
                                            (1UL << SCB DFSR BKPT Pos)
/*! < SCB DFSR: BKPT Mask */
#define SCB DFSR HALTED Pos
                                             0
/*!< SCB DFSR: HALTED Position */</pre>
#define SCB DFSR HALTED Msk
                                            (1UL /*<<
SCB DFSR HALTED Pos*/)
                                     /*! < SCB DFSR: HALTED Mask */
/* Cache Level ID register */
#define SCB CLIDR LOUU Pos
                                            27
/*! < SCB CLIDR: LOUU Position */
#define SCB CLIDR LOUU Msk
                                            (7UL << SCB CLIDR LOUU Pos)
/*! < SCB CLIDR: Louu Mask */
#define SCB CLIDR LOC Pos
                                            24
/*! < SCB CLIDR: LoC Position */
#define SCB CLIDR LOC Msk
                                            (7UL << SCB CLIDR FORMAT Pos)
/*! < SCB CLIDR: LoC Mask */
/* Cache Type register */
#define SCB CTR FORMAT Pos
                                            29
/*! < SCB CTR: Format Position */
#define SCB CTR FORMAT Msk
                                            (7UL << SCB CTR FORMAT Pos)
/*! < SCB CTR: Format Mask */
#define SCB CTR CWG Pos
                                            2.4
/*! < SCB CTR: CWG Position */
#define SCB_CTR_CWG_Msk
                                            (0xFUL << SCB CTR CWG Pos)
/*! < SCB CTR: CWG Mask */
#define SCB CTR ERG Pos
                                            20
/*!< SCB CTR: ERG Position */</pre>
#define SCB CTR ERG Msk
                                            (0xFUL << SCB CTR ERG Pos)
/*! < SCB CTR: ERG Mask */
#define SCB_CTR_DMINLINE_Pos
                                            16
/*! < SCB CTR: DminLine Position */
#define SCB CTR DMINLINE Msk
                                            (0xFUL <<
SCB CTR DMINLINE Pos)
                                     /*!< SCB CTR: DminLine Mask */</pre>
#define SCB CTR IMINLINE Pos
/*!< SCB CTR: ImInLine Position */</pre>
```

```
#define SCB_CTR_IMINLINE_Msk
SCB_CTR_IMINLINE_Pos*/) /*!< SCB_CTR: IminLine Mask */</pre>
/* Cache Size ID Register */
#define SCB CCSIDR WT Pos
                                        31
/*!< SCB CCSIDR: WT Position */</pre>
#define SCB CCSIDR WT Msk
                                        (7UL << SCB CCSIDR WT Pos)
/*! < SCB CCSIDR: WT Mask */
#define SCB CCSIDR WB Pos
                                        30
/*! < SCB CCSIDR: WB Position */
#define SCB_CCSIDR_WB_Msk
                                       (7UL << SCB CCSIDR WB Pos)
/*! < SCB CCSIDR: WB Mask */
#define SCB CCSIDR RA Pos
                                        29
/*!< SCB CCSIDR: RA Position */</pre>
#define SCB CCSIDR RA Msk
                                       (7UL << SCB_CCSIDR_RA_Pos)
/*! < SCB CCSIDR: RA Mask */
                                        28
#define SCB CCSIDR WA Pos
/*!< SCB CCSIDR: WA Position */</pre>
#define SCB CCSIDR WA Msk
                                       (7UL << SCB CCSIDR WA Pos)
/*! < SCB CCSIDR: WA Mask */
#define SCB CCSIDR NUMSETS Pos
                                       13
/*!< SCB CCSIDR: NumSets Position */</pre>
#define SCB_CCSIDR_NUMSETS_Msk (0x7FFFUL <<</pre>
                              /*!< SCB CCSIDR: NumSets Mask */</pre>
SCB CCSIDR NUMSETS Pos)
#define SCB CCSIDR ASSOCIATIVITY Pos
/*! < SCB CCSIDR: Associativity Position */
#define SCB CCSIDR ASSOCIATIVITY Msk (0x3FFUL <</pre>
#define SCB CCSIDR LINESIZE Pos
#define SCB_CCSIDK_LINESIZE_100
/*!< SCB CCSIDR: LineSize Position */
/* Cache Size Selection Register */
#define SCB CSSELR LEVEL Pos
/*!< SCB CSSELR: Level Position */</pre>
#define SCB CSSELR LEVEL Msk
                                      (7UL << SCB CSSELR LEVEL Pos)
/*! < SCB CSSELR: Level Mask */
#define SCB_CSSELR_IND_Pos
/*!< SCB CSSELR: InD Position */</pre>
#define SCB_CSSELR_IND_Msk
                                       (1UL /*<<
                               /*!< SCB CSSELR: InD Mask */</pre>
SCB CSSELR IND Pos*/)
/* SCB Software Triggered Interrupt Register */
#define SCB STIR INTID Pos
/*!< SCB STIR: INTID Position */
/* Instruction Tightly-Coupled Memory Control Register*/
#define SCB ITCMCR SZ Pos
/*!< SCB ITCMCR: SZ Position */</pre>
```

```
#define SCB ITCMCR SZ Msk
                                           (0xFUL << SCB_ITCMCR_SZ_Pos)
/*! < SCB ITCMCR: SZ Mask */
#define SCB ITCMCR RETEN Pos
/*!< SCB ITCMCR: RETEN Position */</pre>
#define SCB ITCMCR RETEN Msk
                                          (1UL << SCB ITCMCR RETEN Pos)
/*! < SCB ITCMCR: RETEN Mask */
#define SCB ITCMCR RMW Pos
/*! < SCB ITCMCR: RMW Position */
#define SCB ITCMCR RMW Msk
                                           (1UL << SCB ITCMCR RMW Pos)
/*! < SCB ITCMCR: RMW Mask */
#define SCB ITCMCR EN Pos
                                            0
/*!< SCB ITCMCR: EN Position */</pre>
#define SCB ITCMCR EN Msk
                                         (1UL /*<< SCB ITCMCR EN Pos*/)
/*!< SCB ITCMCR: EN Mask */</pre>
/* Data Tightly-Coupled Memory Control Registers */
#define SCB DTCMCR SZ Pos
/*! < SCB DTCMCR: SZ Position */
#define SCB DTCMCR SZ Msk
                                           (0xFUL << SCB DTCMCR SZ Pos)
/*! < SCB DTCMCR: SZ Mask */
#define SCB DTCMCR RETEN Pos
/*! < SCB DTCMCR: RETEN Position */
#define SCB DTCMCR RETEN Msk
                                          (1UL << SCB DTCMCR RETEN Pos)
/*! < SCB DTCMCR: RETEN Mask */
#define SCB DTCMCR RMW Pos
/*! < SCB DTCMCR: RMW Position */
#define SCB DTCMCR RMW Msk
                                          (1UL << SCB DTCMCR RMW Pos)
/*! < SCB DTCMCR: RMW Mask */
#define SCB DTCMCR EN Pos
/*! < SCB DTCMCR: EN Position */
#define SCB DTCMCR EN Msk
                                            (1UL /*<< SCB DTCMCR EN Pos*/)
/*! < SCB DTCMCR: EN Mask */
/* AHBP Control Register */
#define SCB AHBPCR SZ Pos
                                            1
/*!< SCB AHBPCR: SZ Position */</pre>
#define SCB AHBPCR SZ Msk
                                            (7UL << SCB AHBPCR SZ Pos)
/*! < SCB AHBPCR: SZ Mask */
#define SCB AHBPCR EN Pos
                                             0
/*! < SCB AHBPCR: EN Position */
#define SCB AHBPCR EN Msk
                                            (1UL /*<< SCB AHBPCR EN Pos*/)
/*! < SCB AHBPCR: EN Mask */
/* L1 Cache Control Register */
#define SCB CACR FORCEWT Pos
/*! < SCB CACR: FORCEWT Position */
#define SCB_CACR_FORCEWT_Msk
                                           (1UL << SCB CACR FORCEWT Pos)
/*! < SCB CACR: FORCEWT Mask */
#define SCB CACR ECCEN Pos
                                            1
/*!< SCB CACR: ECCEN Position */</pre>
#define SCB CACR ECCEN Msk
                                        (1UL << SCB CACR ECCEN Pos)
/*! < SCB CACR: ECCEN Mask */
```

```
#define SCB CACR SIWT Pos
/*!< SCB CACR: SIWT Position */</pre>
#define SCB_CACR_SIWT_Msk
                                            (1UL /*<< SCB CACR SIWT Pos*/)
/*!< SCB CACR: SIWT Mask */</pre>
/* AHBS control register */
#define SCB AHBSCR INITCOUNT Pos
/*! < SCB AHBSCR: INITCOUNT Position */
#define SCB AHBSCR INITCOUNT Msk
                                             (0x1FUL <<
SCB AHBPCR INITCOUNT Pos)
                                     /*!< SCB AHBSCR: INITCOUNT Mask */</pre>
#define SCB AHBSCR TPRI Pos
/*!< SCB AHBSCR: TPRI Position */</pre>
#define SCB AHBSCR TPRI Msk
                                             (0x1FFUL <<
SCB_AHBPCR_TPRI_Pos)
                                    /*! < SCB AHBSCR: TPRI Mask */
#define SCB AHBSCR CTL Pos
/*!< SCB AHBSCR: CTL Position*/</pre>
#define SCB AHBSCR CTL Msk
                                             (3UL /*<<
SCB AHBPCR CTL Pos*/)
                                      /*! < SCB AHBSCR: CTL Mask */
/* Auxiliary Bus Fault Status Register */
#define SCB ABFSR AXIMTYPE Pos
/*!< SCB ABFSR: AXIMTYPE Position*/</pre>
#define SCB ABFSR AXIMTYPE Msk
                                             (3UL <<
                                        /*!< SCB ABFSR: AXIMTYPE Mask */</pre>
SCB ABFSR AXIMTYPE Pos)
#define SCB ABFSR EPPB Pos
/*! < SCB ABFSR: EPPB Position*/
#define SCB ABFSR EPPB Msk
                                             (1UL << SCB ABFSR EPPB Pos)
/*! < SCB ABFSR: EPPB Mask */
#define SCB ABFSR AXIM Pos
/*!< SCB ABFSR: AXIM Position*/</pre>
#define SCB ABFSR AXIM Msk
                                             (1UL << SCB ABFSR AXIM Pos)
/*!< SCB ABFSR: AXIM Mask */</pre>
#define SCB ABFSR AHBP Pos
/*!< SCB ABFSR: AHBP Position*/</pre>
#define SCB ABFSR AHBP Msk
                                             (1UL << SCB ABFSR AHBP Pos)
/*!< SCB ABFSR: AHBP Mask */</pre>
#define SCB ABFSR DTCM Pos
                                              1
/*!< SCB ABFSR: DTCM Position*/</pre>
#define SCB_ABFSR_DTCM_Msk
                                           (1UL << SCB ABFSR DTCM Pos)
/*!< SCB ABFSR: DTCM Mask */</pre>
#define SCB ABFSR ITCM Pos
                                              0
/*!< SCB ABFSR: ITCM Position*/</pre>
#define SCB ABFSR ITCM Msk
                                             (1UL /*<<
                                      /*!< SCB ABFSR: ITCM Mask */</pre>
SCB ABFSR ITCM Pos*/)
/*@} end of group CMSIS SCB */
/** \ingroup CMSIS core register
    \defgroup CMSIS SCnSCB System Controls not in SCB (SCnSCB)
    \brief Type definitions for the System Control and ID Register
not in the SCB
```

```
Q {
 */
/** \brief Structure type to access the System Control and ID Register
not in the SCB.
typedef struct
      uint32 t RESERVED0[1];
  I uint32 t ICTR;
                                        /*!< Offset: 0x004 (R/)
Interrupt Controller Type Register
                                        /*!< Offset: 0x008 (R/W)
 IO uint32 t ACTLR;
Auxiliary Control Register
} SCnSCB Type;
/* Interrupt Controller Type Register Definitions */
#define SCnSCB ICTR INTLINESNUM Pos
/*!< ICTR: INTLINESNUM Position */
#define SCnSCB_ICTR_INTLINESNUM Msk (0xFUL /*<</pre>
SCnSCB ICTR INTLINESNUM Pos*/) /*!< ICTR: INTLINESNUM Mask */
/* Auxiliary Control Register Definitions */
#define SCnSCB ACTLR DISITMATBFLUSH Pos 12
/*!< ACTLR: DISITMATBFLUSH Position */</pre>
#define SCnSCB ACTLR DISITMATBFLUSH Msk (1UL <<
SCnSCB ACTLR DISITMATBFLUSH Pos) -/*!< ACTLR: DISITMATBFLUSH Mask */
#define SCnSCB ACTLR DISRAMODE Pos
                                          11
/*!< ACTLR: DISRAMODE Position */</pre>
#define SCnSCB ACTLR DISRAMODE Msk
                                          (1UL <<
SCnSCB ACTLR DISRAMODE Pos)
                             /*!< ACTLR: DISRAMODE Mask */
#define SCnSCB ACTLR FPEXCODIS Pos
                                         10
/*!< ACTLR: FPEXCODIS Position */
#define SCnSCB ACTLR FPEXCODIS Msk
                                          (1UL <<
                                  /*!< ACTLR: FPEXCODIS Mask */</pre>
SCnSCB ACTLR FPEXCODIS Pos)
#define SCnSCB_ACTLR_DISFOLD_Pos
/*!< ACTLR: DISFOLD Position */</pre>
#define SCnSCB ACTLR DISFOLD Msk
                                         (1UL <<
                                   /*!< ACTLR: DISFOLD Mask */</pre>
SCnSCB ACTLR DISFOLD Pos)
#define SCnSCB ACTLR DISMCYCINT Pos
/*! < ACTLR: DISMCYCINT Position */
#define SCnSCB ACTLR DISMCYCINT Msk
                                     (1UL /*<<
SCnSCB ACTLR DISMCYCINT Pos*/) /*!< ACTLR: DISMCYCINT Mask */
/*@} end of group CMSIS SCnotSCB */
/** \ingroup CMSIS core register
    \defgroup CMSIS SysTick System Tick Timer (SysTick)
    \brief Type definitions for the System Timer Registers.
 @ {
 */
/** \brief Structure type to access the System Timer (SysTick).
typedef struct
```

```
IO uint32 t CTRL;
                                       /*!< Offset: 0x000 (R/W)
SysTick Control and Status Register */
  IO uint32 t LOAD;
                                        /*! < Offset: 0x004 (R/W)
SysTick Reload Value Register
  IO uint32 t VAL;
                                        /*!< Offset: 0x008 (R/W)
SysTick Current Value Register
                                       /*!< Offset: 0x00C (R/)
  I uint32 t CALIB;
SysTick Calibration Register
} SysTick Type;
/* SysTick Control / Status Register Definitions */
#define SysTick_CTRL COUNTFLAG Pos
/*!< SysTick CTRL: COUNTFLAG Position */</pre>
#define SysTick_CTRL_COUNTFLAG_Msk
                                         (1UL <<
SysTick CTRL COUNTFLAG Pos)
                                     /*! < SysTick CTRL: COUNTFLAG Mask
* /
#define SysTick CTRL CLKSOURCE Pos
/*!< SysTick CTRL: CLKSOURCE Position */</pre>
                                         (1UL <<
#define SysTick_CTRL_CLKSOURCE_Msk
SysTick CTRL_CLKSOURCE_Pos)
                                     /*! < SysTick CTRL: CLKSOURCE Mask
#define SysTick CTRL TICKINT Pos
/*!< SysTick CTRL: TICKINT Position */</pre>
#define SysTick CTRL TICKINT Msk
                                          (1UL <<
SysTick_CTRL_TICKINT Pos)
                                     /*!< SysTick CTRL: TICKINT Mask */</pre>
#define SysTick CTRL ENABLE Pos
/*!< SysTick CTRL: ENABLE Position */</pre>
#define SysTick_CTRL_ENABLE_Msk
                                          (1UL /*<<
SysTick CTRL ENABLE Pos*/)
                                   /*! < SysTick CTRL: ENABLE Mask */
/* SysTick Reload Register Definitions */
#define SysTick LOAD RELOAD Pos
/*!< SysTick LOAD: RELOAD Position */</pre>
#define SysTick LOAD RELOAD Msk
                                          (0xffffffful /*<<
SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */
/* SysTick Current Register Definitions */
#define SysTick VAL CURRENT Pos
/*!< SysTick VAL: CURRENT Position */
#define SysTick VAL CURRENT Msk
                                          (0xFFFFFFUL /*<<
SysTick VAL CURRENT Pos*/) /*!< SysTick VAL: CURRENT Mask */
/* SysTick Calibration Register Definitions */
#define SysTick CALIB NOREF Pos
                                         31
/*!< SysTick CALIB: NOREF Position */</pre>
#define SysTick CALIB NOREF Msk
                                          (1UL <<
SysTick_CALIB_NOREF_Pos)
                                     /*!< SysTick CALIB: NOREF Mask */</pre>
#define SysTick CALIB SKEW Pos
                                          30
/*!< SysTick CALIB: SKEW Position */</pre>
#define SysTick CALIB SKEW Msk
                                          (1UL <<
                                    /*!< SysTick CALIB: SKEW Mask */
SysTick CALIB SKEW Pos)
#define SysTick CALIB TENMS Pos
                                           \cap
/*! < SysTick CALIB: TENMS Position */
#define SysTick_CALIB_TENMS_Msk (0xFFFFFUL /*<<
SysTick_CALIB_TENMS_Pos*/) - /*!< SysTick CALIB: TENMS Mask */
```

```
/*@} end of group CMSIS SysTick */
/** \ingroup CMSIS_core_register
    \defgroup CMSIS ITM Instrumentation Trace Macrocell (ITM)
              Type definitions for the Instrumentation Trace Macrocell
(ITM)
 @ {
 */
/** \brief Structure type to access the Instrumentation Trace Macrocell
Register (ITM).
*/
typedef struct
   O union
                                          /*!< Offset: 0x000 ( /W)
                                                                     ITM
     O uint8 t
                    u8;
Stimulus Port 8-bit
     O uint16 t u16;
                                          /*!< Offset: 0x000 ( /W)
                                                                     ITM
Stimulus Port 16-bit
    O uint32 t u32;
                                          /*!< Offset: 0x000 ( /W)
                                                                     ITM
Stimulus Port 32-bit
 } PORT [32];
                                          /*!< Offset: 0x000 ( /W)
                                                                     ITM
Stimulus Port Registers
       uint32 t RESERVED0[864];
   IO uint32 t TER;
                                          /*! < Offset: 0xE00 (R/W)
                                                                     ITM
Trace Enable Register
      uint32 t RESERVED1[15];
   IO uint32 t TPR;
                                          /*!< Offset: 0xE40 (R/W)</pre>
                                                                     ITM
Trace Privilege Register
      uint32 t RESERVED2[15];
   IO uint32 t TCR;
                                          /*! < Offset: 0xE80 (R/W)
                                                                     ITM
Trace Control Register
      uint32 t RESERVED3[29];
   _O uint32_t IWR;
                                          /*!< Offset: 0xEF8 ( /W)</pre>
                                                                     ITM
Integration Write Register
  I uint32 t IRR;
                                          /*!< Offset: 0xEFC (R/ )</pre>
                                                                     ITM
Integration Read Register
  IO uint32 t IMCR;
                                          /*!< Offset: 0xF00 (R/W)</pre>
                                                                     ITM
Integration Mode Control Register
      uint32 t RESERVED4[43];
    O uint32 t LAR;
                                          /*! < Offset: 0xFB0 ( /W)
                                                                     ТТМ
Lock Access Register
   _I uint32_t LSR;
                                          /*! < Offset: 0xFB4 (R/)
                                                                     ITM
Lock Status Register
      uint32 t RESERVED5[6];
   I uint32 t PID4;
                                          /*!< Offset: 0xFD0 (R/)
                                                                     ITM
Peripheral Identification Register #4 */
   I uint32 t PID5;
                                          /*! < Offset: 0xFD4 (R/)
                                                                     ТТМ
Peripheral Identification Register #5 */
  I uint32 t PID6;
                                          /*! < Offset: 0xFD8 (R/)
                                                                     ITM
Peripheral Identification Register #6 */
   I uint32 t PID7;
                                          /*!< Offset: 0xFDC (R/ )</pre>
                                                                     ТТМ
Peripheral Identification Register #7 */
                                          /*!< Offset: 0xFE0 (R/ )</pre>
 I uint32 t PID0;
                                                                     ITM
Peripheral Identification Register #0 */
  I uint32 t PID1;
                                          /*!< Offset: 0xFE4 (R/ )</pre>
Peripheral Identification Register #1 */
```

```
/*!< Offset: 0xFE8 (R/ ) ITM</pre>
  I uint32 t PID2;
Peripheral Identification Register #2 */
                                          /*!< Offset: 0xFEC (R/ )</pre>
 I uint32 t PID3;
Peripheral Identification Register #3 */
                                          /*!< Offset: 0xFF0 (R/ )</pre>
  I uint32 t CID0;
                                                                      ТТМ
Component Identification Register #0 */
 I uint32 t CID1;
                                          /*!< Offset: 0xFF4 (R/ )</pre>
                                                                      ITM
Component Identification Register #1 */
  I uint32 t CID2;
                                          /*!< Offset: 0xFF8 (R/ ) ITM</pre>
Component Identification Register #2 */
 I uint32 t CID3;
                                           /*!< Offset: 0xFFC (R/ ) ITM</pre>
Component Identification Register #3 */
} ITM Type;
/* ITM Trace Privilege Register Definitions */
#define ITM TPR PRIVMASK Pos 0
/*!< ITM TPR: PRIVMASK Position */
#define ITM_TPR_PRIVMASK_Msk (0xFUL /*<<
ITM_TPR_PRIVMASK_Pos*/) /*!< ITM TPR: PRIVMASK Mask */
/* ITM Trace Control Register Definitions */
#define ITM TCR BUSY Pos
/*!< ITM TCR: BUSY Position */
                                           (1UL << ITM TCR_BUSY_Pos)
#define ITM TCR BUSY Msk
/*! < ITM TCR: BUSY Mask */
#define ITM TCR TraceBusID Pos
                                           16
/*!< ITM TCR: ATBID Position */
#define ITM_TCR_TraceBusID_Msk (0x7FUL << ITM_TCR_TraceBusID_Pos) /*!< ITM_TCR: ATBID Mask */
#define ITM_TCR_GTSFREQ_Pos
                                            10
/*! < ITM TCR: Global timestamp frequency Position */
#define ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos)</pre>
/*! < ITM TCR: Global timestamp frequency Mask */
#define ITM_TCR_TSPrescale_Pos
/*!< ITM TCR: TSPrescale Position */
#define ITM_TCR_TSPrescale_Msk (3UL <<
TTM TCR TSPrescale Pos) /*!< ITM TCR: TSPrescale Mask */
#define ITM TCR SWOENA Pos
/*!< ITM TCR: SWOENA Position */
#define ITM TCR SWOENA Msk
                                           (1UL << ITM TCR SWOENA Pos)
/*! < ITM TCR: SWOENA Mask */
#define ITM TCR DWTENA Pos
/*! < ITM TCR: DWTENA Position */
#define ITM TCR DWTENA Msk
                                          (1UL << ITM TCR DWTENA Pos)
/*!< ITM TCR: DWTENA Mask */</pre>
#define ITM TCR SYNCENA Pos
/*!< ITM TCR: SYNCENA Position */</pre>
#define ITM_TCR_SYNCENA_Msk
                                           (1UL << ITM TCR SYNCENA Pos)
/*! < ITM TCR: SYNCENA Mask */
#define ITM TCR TSENA Pos
                                             1
/*!< ITM TCR: TSENA Position */</pre>
#define ITM TCR TSENA Msk
                                          (1UL << ITM TCR TSENA Pos)
/*!< ITM TCR: TSENA Mask */</pre>
```

```
#define ITM TCR ITMENA Pos
/*!< ITM TCR: ITM Enable bit Position */</pre>
#define ITM_TCR_ITMENA_Msk
                                          (1UL /*<<
                                    /*!< ITM TCR: ITM Enable bit Mask */</pre>
ITM TCR ITMENA Pos*/)
/* ITM Integration Write Register Definitions */
#define ITM IWR ATVALIDM Pos
/*!< ITM IWR: ATVALIDM Position */
#define ITM_IWR_ATVALIDM_Msk
                                          (1UL /*<<
ITM IWR ATVALIDM Pos*/)
                                    /*!< ITM IWR: ATVALIDM Mask */</pre>
/* ITM Integration Read Register Definitions */
#define ITM IRR ATREADYM Pos 0
/*!< ITM IRR: ATREADYM Position */</pre>
#define ITM_IRR_ATREADYM_Msk
                                          (1UL /*<<
ITM IRR ATREADYM Pos*/)
                                   /*!< ITM IRR: ATREADYM Mask */
/* ITM Integration Mode Control Register Definitions */
#define ITM IMCR INTEGRATION Pos
/*!< ITM IMCR: INTEGRATION Position */</pre>
#define ITM IMCR INTEGRATION Msk
                                          (1UL /*<<
                                  /*!< ITM IMCR: INTEGRATION Mask */</pre>
ITM IMCR INTEGRATION Pos*/)
/* ITM Lock Status Register Definitions */
#define ITM_LSR_ByteAcc_Pos
/*! < ITM LSR: ByteAcc Position */
#define ITM LSR ByteAcc Msk
                                          (1UL << ITM LSR ByteAcc Pos)
/*!< ITM LSR: ByteAcc Mask */</pre>
#define ITM LSR Access Pos
                                           1
/*!< ITM LSR: Access Position */</pre>
#define ITM LSR Access Msk
                                         (1UL << ITM LSR Access Pos)
/*!< ITM LSR: Access Mask */
                                           0
#define ITM LSR Present Pos
/*!< ITM LSR: Present Position */</pre>
#define ITM_LSR_Present_Msk
                                          (1UL /*<<
ITM_LSR_Present Pos*/)
                                    /*!< ITM LSR: Present Mask */</pre>
/*@}*/ /* end of group CMSIS ITM */
/** \ingroup CMSIS_core_register
    \defgroup CMSIS DWT Data Watchpoint and Trace (DWT)
    \brief Type definitions for the Data Watchpoint and Trace (DWT)
 @ {
 */
/** \brief Structure type to access the Data Watchpoint and Trace
Register (DWT).
*/
typedef struct
   IO uint32 t CTRL;
                                        /*!< Offset: 0x000 (R/W)
Control Register
 IO uint32 t CYCCNT;
                                        /*!< Offset: 0x004 (R/W) Cycle
Count Register
  IO uint32 t CPICNT;
                                        /*! < Offset: 0x008 (R/W) CPI
Count Register
```

```
/*!< Offset: 0x00C (R/W)
  __IO uint32_t EXCCNT;
Exception Overhead Count Register
  __IO uint32_t SLEEPCNT;
                                         /*!< Offset: 0x010 (R/W)
Count Register
  IO uint32 t LSUCNT;
                                         /*! < Offset: 0x014 (R/W)
                                                                   LSU
Count Register
                                         /*!< Offset: 0x018 (R/W)
  IO uint32 t FOLDCNT;
Folded-instruction Count Register
                                          * /
  I uint32 t PCSR;
                                         /*!< Offset: 0x01C (R/)
                                         */
Program Counter Sample Register
  IO uint32 t COMP0;
                                         /*! < Offset: 0x020 (R/W)
Comparator Register 0
  IO uint32 t MASK0;
                                         /*! < Offset: 0x024 (R/W)
                                                                   Mask
Register 0
                                         /*!< Offset: 0x028 (R/W)
  IO uint32 t FUNCTION0;
Function Register 0
      uint32 t RESERVED0[1];
   IO uint32 t COMP1;
                                         /*!< Offset: 0x030 (R/W)
Comparator Register 1
                                         /*!< Offset: 0x034 (R/W)
 IO uint32 t MASK1;
Register 1
 IO uint32 t FUNCTION1;
                                         /*! < Offset: 0x038 (R/W)
Function Register 1
      uint32 t RESERVED1[1];
  IO uint32 t COMP2;
                                         /*!< Offset: 0x040 (R/W)
Comparator Register 2
                                         /*! < Offset: 0x044 (R/W) Mask
 IO uint32 t MASK2;
Register 2
  IO uint32 t FUNCTION2;
                                         /*!< Offset: 0x048 (R/W)
Function Register 2
     uint32 t RESERVED2[1];
   IO uint32 t COMP3;
                                         /*!< Offset: 0x050 (R/W)
Comparator Register 3
                                         /*! < Offset: 0x054 (R/W) Mask
  IO uint32 t MASK3;
Register 3
 IO uint32 t FUNCTION3;
                                         /*!< Offset: 0x058 (R/W)
Function Register 3
      uint32_t RESERVED3[981];
  __O uint32_t LAR;
                                         /*!< Offset: 0xFB0 ( W) Lock
                                     */
Access Register
 I uint32 t LSR;
                                         /*!< Offset: 0xFB4 (R ) Lock</pre>
                                     */
Status Register
} DWT Type;
/* DWT Control Register Definitions */
#define DWT_CTRL_NUMCOMP_Pos
                                           28
/*!< DWT CTRL: NUMCOMP Position */</pre>
#define DWT CTRL NUMCOMP Msk
                                           (0xFUL <<
                                 /*!< DWT CTRL: NUMCOMP Mask */</pre>
DWT CTRL NUMCOMP Pos)
#define DWT CTRL NOTRCPKT Pos
                                           27
/*!< DWT CTRL: NOTRCPKT Position */</pre>
#define DWT CTRL NOTRCPKT Msk
                                           (0x1UL <<
DWT CTRL NOTRCPKT Pos)
                                  /*! < DWT CTRL: NOTRCPKT Mask */
#define DWT CTRL NOEXTTRIG Pos
                                           26
/*!< DWT CTRL: NOEXTTRIG Position */</pre>
#define DWT CTRL NOEXTTRIG Msk
                                           (0x1UL <<
                                 /*! < DWT CTRL: NOEXTTRIG Mask */
DWT CTRL NOEXTTRIG Pos)
```

```
#define DWT CTRL NOCYCCNT Pos
/*! DWT CTRL: NOCYCCNT Position */
/*! OWT CTRL: NOCYCCNT_Msk (UXIUL \\
#define DWT_CTRL_NOCYCCNT_Msk (UXIUL \\
'*! DWT CTRL: NOCYCCNT Mask */
#define DWT CTRL NOPRFCNT Pos
                                           24
/*!< DWT CTRL: NOPRFCNT Position */</pre>
#define DWT CTRL NOPRFCNT Msk
                                          (0x1UL <<
DWT CTRL NOPRFCNT Pos)
                                 /*!< DWT CTRL: NOPRFCNT Mask */</pre>
                                           2.2
#define DWT CTRL CYCEVTENA Pos
/*!< DWT CTRL: CYCEVTENA Position */</pre>
#define DWT_CTRL_CYCEVTENA_Msk
                                           (0x1UL <<
                                 /*! < DWT CTRL: CYCEVTENA Mask */
DWT CTRL CYCEVTENA Pos)
#define DWT CTRL FOLDEVTENA Pos
/*!< DWT CTRL: FOLDEVTENA Position */</pre>
#define DWT_CTRL_FOLDEVTENA_Msk (0x1UL <<
DWT_CTRL_FOLDEVTENA_Pos) /*!< DWT_CTRL: FOLDEVTENA Mask */
#define DWT CTRL LSUEVTENA Pos
                                           2.0
/*! < DWT CTRL: LSUEVTENA Position */
#define DWT CTRL LSUEVTENA Msk
                                          (0x1UL <<
                                 /*! < DWT CTRL: LSUEVTENA Mask */
DWT CTRL LSUEVTENA Pos)
#define DWT CTRL SLEEPEVTENA Pos
                                          19
/*!< DWT CTRL: SLEEPEVTENA Position */</pre>
#define DWT CTRL EXCEVTENA Pos
                                          18
/*!< DWT CTRL: EXCEVTENA Position */</pre>
#define DWT_CTRL_EXCEVTENA_Msk (0x1UL <<
DWT_CTRL_EXCEVTENA Pos) /*!< DWT_CTRL: EXCEVTENA Mask */
#define DWT CTRL CPIEVTENA Pos
                                           17
/*!< DWT CTRL: CPIEVTENA Position */</pre>
#define DWT_CTRL_CPIEVTENA_Msk
                                          (0x1UL <<
                                 /*! < DWT CTRL: CPIEVTENA Mask */
DWT CTRL CPIEVTENA Pos)
#define DWT CTRL EXCTRCENA Pos
                                          16
/*!< DWT CTRL: EXCTRCENA Position */</pre>
#define DWT_CTRL_PCSAMPLENA_Pos
/*!< DWT CTRL: PCSAMPLENA Position */</pre>
#define DWT_CTRL_PCSAMPLENA_Msk (0x1UL << DWT_CTRL_PCSAMPLENA_Pos) /*!< DWT_CTRL: PCSAMPLENA Mask */
#define DWT CTRL SYNCTAP Pos
                                          10
/*!< DWT CTRL: SYNCTAP Position */</pre>
#define DWT CTRL SYNCTAP Msk
                                           (0x3UL <<
                                 /*! < DWT CTRL: SYNCTAP Mask */
DWT CTRL SYNCTAP Pos)
#define DWT CTRL CYCTAP Pos
/*!< DWT CTRL: CYCTAP Position */</pre>
#define DWT CTRL CYCTAP Msk
                                          (0x1UL << DWT CTRL CYCTAP Pos)
/*!< DWT CTRL: CYCTAP Mask */</pre>
```

```
#define DWT CTRL POSTINIT Pos
/*!< DWT CTRL: POSTINIT Position */
#define DWT CTRL_POSTINIT_Msk
                                          (0xFUL <<
DWT CTRL POSTINIT Pos)
                                /*! < DWT CTRL: POSTINIT Mask */
#define DWT CTRL POSTPRESET Pos
/*!< DWT CTRL: POSTPRESET Position */</pre>
#define DWT CTRL POSTPRESET Msk
                                         (0xFUL <<
                           /*!< DWT CTRL: POSTPRESET Mask */
DWT CTRL POSTPRESET Pos)
#define DWT CTRL CYCCNTENA Pos
/*!< DWT CTRL: CYCCNTENA Position */</pre>
#define DWT CTRL_CYCCNTENA_Msk
                                          (0x1UL /*<<
DWT CTRL CYCCNTENA Pos*/) /*!< DWT CTRL: CYCCNTENA Mask */
/* DWT CPI Count Register Definitions */
#define DWT CPICNT CPICNT Pos
/*! < DWT CPICNT: CPICNT Position */
#define DWT CPICNT CPICNT Msk
                                          (0xFFUL /*<<
DWT CPICNT CPICNT Pos*/) /*!< DWT CPICNT: CPICNT Mask */
/* DWT Exception Overhead Count Register Definitions */
#define DWT EXCCNT EXCCNT Pos
/*!< DWT EXCCNT: EXCCNT Position */</pre>
#define DWT EXCCNT EXCCNT Msk
                                         (0xFFUL /*<<
DWT EXCCNT EXCCNT Pos*/) /*!< DWT EXCCNT: EXCCNT Mask */
/* DWT Sleep Count Register Definitions */
#define DWT SLEEPCNT SLEEPCNT Pos
/*! < DWT SLEEPCNT: SLEEPCNT Position */
#define DWT_SLEEPCNT SLEEPCNT Msk (0xFFUL /*<</pre>
DWT SLEEPCNT SLEEPCNT Pos*/) /*!< DWT SLEEPCNT: SLEEPCNT Mask */
/* DWT LSU Count Register Definitions */
#define DWT LSUCNT LSUCNT Pos
/*!< DWT LSUCNT: LSUCNT Position */</pre>
#define DWT LSUCNT_LSUCNT_Msk
                                          (0xFFUL /*<<
DWT_LSUCNT_Pos*/) /*!< DWT LSUCNT: LSUCNT Mask */</pre>
/* DWT Folded-instruction Count Register Definitions */
#define DWT FOLDCNT FOLDCNT Pos
/*!< DWT FOLDCNT: FOLDCNT Position */</pre>
#define DWT FOLDCNT FOLDCNT Msk
                                          (0xFFUL /*<<
DWT FOLDCNT FOLDCNT Pos*/) /*!< DWT FOLDCNT: FOLDCNT Mask */
/* DWT Comparator Mask Register Definitions */
#define DWT MASK MASK Pos
/*!< DWT MASK: MASK Position */
#define DWT_MASK_MASK_Msk (UALLOL)

# OWT MASK_MASK_Msk (UALLOL)

/*!< DWT MASK: MASK Mask */
/* DWT Comparator Function Register Definitions */
#define DWT FUNCTION MATCHED Pos 24
/*!< DWT FUNCTION: MATCHED Position */</pre>
#define DWT_FUNCTION_MATCHED_Msk (0x1UL <<
                                /*!< DWT FUNCTION: MATCHED Mask */</pre>
DWT FUNCTION MATCHED Pos)
#define DWT FUNCTION DATAVADDR1 Pos
/*!< DWT FUNCTION: DATAVADDR1 Position */</pre>
```

```
#define DWT FUNCTION DATAVADDR1 Msk (0xFUL <<
#define DWT FUNCTION DATAVADDRO Pos
/*!< DWT FUNCTION: DATAVADDRO Position */</pre>
#define DWT FUNCTION DATAVADDRO Msk (0xFUL <<
DWT FUNCTION DATAVADDRO Pos) /*!< DWT FUNCTION: DATAVADDRO Mask */
#define DWT FUNCTION DATAVSIZE Pos
                                    10
/*! < DWT FUNCTION: DATAVSIZE Position */
#define DWT FUNCTION DATAVSIZE Msk (0x3UL <<</pre>
DWT_FUNCTION_DATAVSIZE_Pos) /*!< DWT FUNCTION: DATAVSIZE Mask */</pre>
#define DWT FUNCTION LNK1ENA Pos
/*!< DWT FUNCTION: LNK1ENA Position */</pre>
#define DWT_FUNCTION_LNK1ENA_Msk (0x1UL <<
DWT_FUNCTION_LNK1ENA_Pos) /*!< DWT FUNCTION: LNK1ENA Mask */</pre>
#define DWT FUNCTION DATAVMATCH Pos
/*! < DWT FUNCTION: DATAVMATCH Position */
#define DWT FUNCTION DATAVMATCH Msk (0x1UL <<
DWT_FUNCTION_DATAVMATCH_Pos) /*!< DWT FUNCTION: DATAVMATCH Mask */
#define DWT FUNCTION CYCMATCH Pos
/*! < DWT FUNCTION: CYCMATCH Position */
#define DWT FUNCTION CYCMATCH Msk (0x1UL <<
DWT FUNCTION CYCMATCH Pos) /*!< DWT FUNCTION: CYCMATCH Mask */
#define DWT FUNCTION EMITRANGE Pos
/*! < DWT FUNCTION: EMITRANGE Position */
#define DWT_FUNCTION EMITRANGE Msk (0x1UL <<
#define DWT FUNCTION FUNCTION Pos
/*!< DWT FUNCTION: FUNCTION Position */</pre>
#define DWT FUNCTION FUNCTION Msk
(0xFUL /*<</pre>
DWT FUNCTION FUNCTION Pos*/) /*!< DWT FUNCTION: FUNCTION Mask */
/*@}*/ /* end of group CMSIS DWT */
/** \ingroup CMSIS core register
   \brief Type definitions for the Trace Port Interface (TPI)
 @ {
*/
/** \brief Structure type to access the Trace Port Interface Register
(TPI).
* /
typedef struct
  IO uint32 t SSPSR;
                                   /*!< Offset: 0x000 (R/)
Supported Parallel Port Size Register
  IO uint32 t CSPSR;
                                   /*!< Offset: 0x004 (R/W)
Current Parallel Port Size Register */
     uint32 t RESERVED0[2];
  IO uint32 t ACPR;
                                   /*!< Offset: 0x010 (R/W)
Asynchronous Clock Prescaler Register */
      uint32 t RESERVED1[55];
```

```
__IO uint32_t SPPR;
                                      /*! < Offset: 0x0F0 (R/W)
Selected Pin Protocol Register */
      uint32_t RESERVED2[131];
  __I uint32_t FFSR;
                                       /*!< Offset: 0x300 (R/)
Formatter and Flush Status Register */
  IO uint32 t FFCR;
                                       /*!< Offset: 0x304 (R/W)
Formatter and Flush Control Register */
  I uint32 t FSCR;
                                       /*!< Offset: 0x308 (R/)
Formatter Synchronization Counter Register */
      uint32 t RESERVED3[759];
   I uint32_t TRIGGER;
                                      /*!< Offset: 0xEE8 (R/ )</pre>
TRIGGER */
                               /*!< Offset: 0xEEC (R/ )
  I uint32 t FIF00;
Integration ETM Data */
  __I uint32_t ITATBCTR2;
                                      /*! < Offset: 0xEFO (R/)
ITATBCTR2 */
      uint32 t RESERVED4[1];
   I uint32_t ITATBCTR0;
                                      /*!< Offset: 0xEF8 (R/ )</pre>
ITATBCTR0 */
  I uint32 t FIF01;
                                      /*!< Offset: 0xEFC (R/ )</pre>
Integration ITM Data */
 IO uint32 t ITCTRL;
                                      /*!< Offset: 0xF00 (R/W)
Integration Mode Control */
     uint32 t RESERVED5[39];
  __IO uint32_t CLAIMSET;
                                      /*! < Offset: 0xFA0 (R/W) Claim
tag set */
 __IO uint32_t CLAIMCLR;
                                      /*!< Offset: 0xFA4 (R/W) Claim
tag clear */
   uint32_t RESERVED7[8];
_I uint32_t DEVID;
                                      /*!< Offset: 0xFC8 (R/ )</pre>
TPIU DEVID */
  TPIU DEVTYPE */
} TPI Type;
/* TPI Asynchronous Clock Prescaler Register Definitions */
#define TPI ACPR PRESCALER Pos 0
/*!< TPI ACPR: PRESCALER Position */
#define TPI_ACPR_PRESCALER_Msk
                                        (0 \times 1 \text{FFFUL} / * < <
TPI_ACPR_PRESCALER_Pos*/) /*!< TPI ACPR: PRESCALER Mask */</pre>
/* TPI Selected Pin Protocol Register Definitions */
#define TPI SPPR TXMODE Pos
/*!< TPI SPPR: TXMODE Position */
#define TPI_SPPR_TXMODE_Msk (0x3UL /*<<
TPI SPPR TXMODE Pos*/) /*!< TPI SPPR: TXMODE Mask */
/* TPI Formatter and Flush Status Register Definitions */
#define TPI FFSR FtNonStop Pos
/*!< TPI FFSR: FtNonStop Position */</pre>
#define TPI_FFSR_FtNonStop_Msk
                                        (0x1UL <<
                               /*!< TPI FFSR: FtNonStop Mask */</pre>
TPI FFSR FtNonStop Pos)
#define TPI FFSR TCPresent Pos
/*!< TPI FFSR: TCPresent Position */</pre>
#define TPI FFSR FtStopped Pos
/*!< TPI FFSR: FtStopped Position */</pre>
```

```
#define TPI FFSR FlInProg Pos
/*!< TPI FFSR: FlInProg Position */</pre>
#define TPI FFSR FlInProg Msk
                                    (0x1UL /*<<
/* TPI Formatter and Flush Control Register Definitions */
#define TPI FFCR TrigIn Pos
/*! TPI FFCR: TrigIn Position */
#define TPI FFCR TrigIn Msk
                                  (0x1UL << TPI FFCR TrigIn Pos)
/*!< TPI FFCR: TrigIn Mask */</pre>
#define TPI FFCR EnFCont Pos
                                     1
/*!< TPI FFCR: EnFCont Position */</pre>
#define TPI FFCR EnFCont Msk
                                    (0x1UL <<
                            /*!< TPI FFCR: EnFCont Mask */</pre>
TPI FFCR EnFCont Pos)
/* TPI TRIGGER Register Definitions */
#define TPI TRIGGER TRIGGER Pos
/*!< TPI TRIGGER: TRIGGER Position */</pre>
#define TPI_TRIGGER_TRIGGER Msk
                                    (0x1UL /*<<
TPI_TRIGGER_TRIGGER_Pos*/) /*!< TPI TRIGGER: TRIGGER Mask */
/* TPI Integration ETM Data Register Definitions (FIFO0) */
#define TPI FIFOO ITM ATVALID Pos 29
/*!< TPI FIFO0: ITM ATVALID Position */</pre>
#define TPI_FIFO0_ITM_ATVALID_Msk
                                    (0x3UL <<
TPI FIFO0 ITM ATVALID Pos) /*! < TPI FIFO0: ITM ATVALID Mask */
#define TPI FIFOO ITM bytecount Pos
                                    27
/*!< TPI FIFO0: ITM bytecount Position */</pre>
#define TPI FIFOO ITM bytecount Msk (0x3UL <<
TPI FIF00 ITM bytecount Pos) /*!< TPI FIF00: ITM bytecount Mask */
#define TPI FIFO0 ETM ATVALID Pos
/*!< TPI FIFOO: ETM_ATVALID Position */
#define TPI_FIFO0_ETM_ATVALID_Msk
                                    (0x3UL <<
#define TPI FIFO0 ETM bytecount Pos
/*!< TPI FIFO0: ETM bytecount Position */</pre>
#define TPI_FIFO0_ETM_bytecount_Msk (0x3UL <<</pre>
#define TPI FIFO0 ETM2 Pos
                                     16
/*!< TPI FIFO0: ETM2 Position */</pre>
#define TPI FIFO0 ETM2 Msk
                                     (0xFFUL << TPI FIFO0 ETM2 Pos)
/*!< TPI FIFO0: ETM2 Mask */</pre>
#define TPI FIFO0 ETM1 Pos
/*! TPI FIFOO: ETM1 Position */
#define TPI FIFO0 ETM1 Msk
                                    (0xFFUL << TPI FIFO0 ETM1 Pos)
/*! < TPI FIFO0: ETM1 Mask */
#define TPI FIFO0 ETM0 Pos
                                     \cap
/*!< TPI FIFO0: ETMO Position */</pre>
                             (0xFFUL /*<<
#define TPI FIFO0 ETM0 Msk
TPI_FIF00_ETM0_Pos*/) /*!< TPI FIF00: ETM0 Mask */
```

```
/* TPI ITATBCTR2 Register Definitions */
#define TPI_ITATBCTR2_ATREADY_Pos
/*!< TPI ITATBCTR2: ATREADY Position */</pre>
                                        (0x1UL /*<<
#define TPI ITATBCTR2 ATREADY Msk
/* TPI Integration ITM Data Register Definitions (FIFO1) */
#define TPI FIFO1 ITM ATVALID Pos
/*! TPI FIFO1: ITM ATVALID Position */
#define TPI FIFO1 ITM ATVALID Msk
                                         (0x3UL <<
TPI FIFO1 ITM ATVALID Pos) /*! < TPI FIFO1: ITM ATVALID Mask */
#define TPI FIFO1 ITM bytecount Pos
/*!< TPI FIFO1: ITM_bytecount Position */</pre>
#define TPI FIFO1 ITM bytecount Msk
                                         (0x3UL <<
TPI_FIF01_ITM_bytecount_Pos) /*!< TPI FIF01: ITM bytecount Mask */</pre>
#define TPI FIFO1 ETM ATVALID Pos
                                         26
/*!< TPI FIFO1: ETM ATVALID Position */</pre>
                                         (0x3UL <<
#define TPI FIFO1 ETM ATVALID Msk
TPI FIFO1 ETM ATVALID Pos) /*! < TPI FIFO1: ETM ATVALID Mask */
#define TPI FIFO1 ETM bytecount Pos
/*!< TPI FIFO1: ETM bytecount Position */</pre>
#define TPI FIF01 ETM bytecount Msk (0x3UL <<
TPI_FIF01_ETM_bytecount_Pos) /*!< TPI FIF01: ETM bytecount Mask */</pre>
#define TPI FIFO1 ITM2 Pos
                                         16
/*! < TPI FIFO1: ITM2 Position */
#define TPI FIFO1 ITM2 Msk
                                         (0xFFUL << TPI FIFO1 ITM2 Pos)
/*!< TPI FIFO1: ITM2 Mask */</pre>
#define TPI FIFO1 ITM1 Pos
/*!< TPI FIFO1: ITM1 Position */</pre>
#define TPI FIFO1 ITM1 Msk
                                         (0xFFUL << TPI FIFO1 ITM1 Pos)
/*!< TPI FIFO1: ITM1 Mask */</pre>
#define TPI FIFO1 ITMO Pos
/*!< TPI FIFO1: ITMO Position */</pre>
                                         (0xFFUL /*<<
#define TPI FIFO1 ITMO Msk
TPI FIFO1 ITMO Pos*/) /*!< TPI FIFO1: ITMO Mask */
/* TPI ITATBCTR0 Register Definitions */
#define TPI ITATBCTR0 ATREADY Pos
/*!< TPI ITATBCTR0: ATREADY Position */</pre>
#define TPI ITATBCTR0 ATREADY Msk
                                         (0x1UL /*<<
TPI ITATBCTRO ATREADY Pos*/) /*!< TPI ITATBCTRO: ATREADY Mask */
/* TPI Integration Mode Control Register Definitions */
#define TPI ITCTRL Mode Pos
/*!< TPI ITCTRL: Mode Position */</pre>
#define TPI ITCTRL Mode Msk
                                         (0x1UL /*<<
                              /*!< TPI ITCTRL: Mode Mask */</pre>
TPI ITCTRL Mode Pos*/)
/* TPI DEVID Register Definitions */
#define TPI DEVID NRZVALID Pos
                                         11
/*!< TPI DEVID: NRZVALID Position */</pre>
#define TPI DEVID NRZVALID Msk
                                         (0x1UL <<
TPI_DEVID_NRZVALID_Pos) /*!< TPI DEVID: NRZVALID Mask */</pre>
```

```
#define TPI DEVID MANCVALID Pos
                                   10
/*!< TPI DEVID: MANCVALID Position */</pre>
#define TPI DEVID_MANCVALID_Msk
                                   (0x1UL <<
TPI_DEVID_MANCVALID_Pos) /*!< TPI DEVID: MANCVALID Mask */</pre>
#define TPI DEVID PTINVALID Pos
/*!< TPI DEVID: PTINVALID Position */</pre>
#define TPI DEVID MinBufSz Pos
/*!< TPI DEVID: MinBufSz Position */</pre>
TPI DEVID_MinBufSz_Pos)
#define TPI_DEVID_AsynClkIn_Pos
/*! < TPI DEVID: AsynClkIn Position */
#define TPI DEVID AsynClkIn Msk
                                   (0x1UL <<
TPI DEVID AsynClkIn Pos) /*!< TPI DEVID: AsynClkIn Mask */
#define TPI DEVID NrTraceInput Pos
/*!< TPI DEVID: NrTraceInput Position */</pre>
#define TPI DEVID NrTraceInput Msk (0x1FUL /*<</pre>
TPI_DEVID_NrTraceInput_Pos*/) /*!< TPI DEVID: NrTraceInput Mask */</pre>
/* TPI DEVTYPE Register Definitions */
#define TPI DEVTYPE MajorType Pos
/*!< TPI DEVTYPE: MajorType Position */</pre>
#define TPI_DEVTYPE_MajorType_Msk (0xFUL <<
TPI_DEVTYPE_MajorType_Pos) /*!< TPI DEVTYPE: MajorType Mask */
#define TPI DEVTYPE SubType Pos
/*!< TPI DEVTYPE: SubType Position */</pre>
#define TPI_DEVTYPE_SubType_Msk (0xFUL /*<<
/*@}*/ /* end of group CMSIS TPI */
#if ( MPU PRESENT == 1)
/** \ingroup CMSIS core register
   \defgroup CMSIS MPU Memory Protection Unit (MPU)
   \brief Type definitions for the Memory Protection Unit (MPU)
 @ {
 */
/** \brief Structure type to access the Memory Protection Unit (MPU).
typedef struct
  I uint32 t TYPE;
                                 /*!< Offset: 0x000 (R/ ) MPU
                                   */
Type Register
                                 /*!< Offset: 0x004 (R/W) MPU
  IO uint32 t CTRL;
```

```
/*!< Offset: 0x010 (R/W) MPU
  __IO uint32_t RASR;
Region Attribute and Size Register
                                        * /
  __IO uint32_t RBAR_A1;
                                       /*! < Offset: 0x014 (R/W)
                                                                MPU
Alias 1 Region Base Address Register
                                        */
   IO uint32 t RASR A1;
                                       /*!< Offset: 0x018 (R/W)
                                                                MPU
Alias 1 Region Attribute and Size Register */
   IO uint32 t RBAR A2;
                         /*! < Offset: 0x01C (R/W)
                                                                MPU
Alias 2 Region Base Address Register
                                        */
                                       /*!< Offset: 0x020 (R/W) MPU
   IO uint32 t RASR A2;
Alias 2 Region Attribute and Size Register */
  __IO uint32_t RBAR A3;
                         /*! < Offset: 0x024 (R/W) MPU
                                       */
Alias 3 Region Base Address Register
                                       /*!< Offset: 0x028 (R/W) MPU
   IO uint32 t RASR A3;
Alias 3 Region Attribute and Size Register */
} MPU Type;
/* MPU Type Register */
#define MPU TYPE IREGION Pos
                                        16
/*!< MPU TYPE: IREGION Position */
#define MPU TYPE IREGION Msk
                                         (0xFFUL <<
MPU TYPE IREGION_Pos)
                                 /*! < MPU TYPE: IREGION Mask */
#define MPU TYPE DREGION Pos
/*!< MPU TYPE: DREGION Position */</pre>
#define MPU TYPE DREGION Msk
                                        (0xFFUL <<
MPU TYPE DREGION Pos)
                                 /*! < MPU TYPE: DREGION Mask */
#define MPU TYPE SEPARATE Pos
/*!< MPU TYPE: SEPARATE Position */</pre>
#define MPU_TYPE_SEPARATE_Msk
                                         (1UL /*<<
MPU TYPE SEPARATE Pos*/)
                                   /*!< MPU TYPE: SEPARATE Mask */</pre>
/* MPU Control Register */
#define MPU CTRL PRIVDEFENA Pos
                                          2
/*!< MPU CTRL: PRIVDEFENA Position */</pre>
#define MPU CTRL PRIVDEFENA Msk
                                         (1UL <<
                                     /*!< MPU CTRL: PRIVDEFENA Mask */</pre>
MPU CTRL PRIVDEFENA Pos)
#define MPU CTRL HFNMIENA Pos
                                          1
/*!< MPU CTRL: HFNMIENA Position */</pre>
#define MPU CTRL HFNMIENA Msk
                                         (1UL << MPU CTRL HFNMIENA Pos)
/*!< MPU CTRL: HFNMIENA Mask */</pre>
#define MPU CTRL ENABLE Pos
                                          \cap
/*!< MPU CTRL: ENABLE Position */</pre>
#define MPU_CTRL_ENABLE_Msk
                                         (1UL /*<<
MPU CTRL ENABLE Pos*/)
                                  /*! < MPU CTRL: ENABLE Mask */
/* MPU Region Number Register */
#define MPU RNR REGION Pos
/*!< MPU RNR: REGION Position */</pre>
/* MPU Region Base Address Register */
#define MPU RBAR ADDR Pos
/*!< MPU RBAR: ADDR Position */</pre>
#define MPU RBAR ADDR Msk
                                         (0x7FFFFFFUL <<
                            /*!< MPU RBAR: ADDR Mask */
MPU RBAR ADDR Pos)
```

```
#define MPU RBAR VALID Pos
/*!< MPU RBAR: VALID Position */</pre>
#define MPU RBAR VALID Msk
                                           (1UL << MPU_RBAR_VALID_Pos)
/*!< MPU RBAR: VALID Mask */</pre>
#define MPU RBAR REGION Pos
                                             \cap
/*!< MPU RBAR: REGION Position */</pre>
#define MPU RBAR REGION Msk
                                           (0xFUL /*<<
MPU RBAR REGION Pos*/)
                                   /*! < MPU RBAR: REGION Mask */
/* MPU Region Attribute and Size Register */
#define MPU RASR ATTRS Pos
                                            16
/*! < MPU RASR: MPU Region Attribute field Position */
field Mask */
#define MPU RASR XN Pos
                                            28
/*!< MPU RASR: ATTRS.XN Position */</pre>
#define MPU RASR XN Msk
                                            (1UL << MPU RASR XN Pos)
/*!< MPU RASR: ATTRS.XN Mask */</pre>
                                            24
#define MPU RASR AP Pos
/*!< MPU RASR: ATTRS.AP Position */</pre>
#define MPU RASR AP Msk
                                           (0x7UL \ll MPU RASR AP Pos)
/*! < MPU RASR: ATTRS.AP Mask */
#define MPU RASR TEX Pos
                                            19
/*!< MPU RASR: ATTRS.TEX Position */</pre>
#define MPU RASR TEX Msk
                                           (0x7UL << MPU RASR TEX Pos)
/*! < MPU RASR: ATTRS.TEX Mask */
#define MPU RASR S Pos
                                           18
/*! < MPU RASR: ATTRS.S Position */
#define MPU RASR S Msk
                                           (1UL << MPU RASR S Pos)
/*!< MPU RASR: ATTRS.S Mask */</pre>
#define MPU_RASR_C_Pos
                                           17
/*!< MPU RASR: ATTRS.C Position */</pre>
#define MPU RASR C Msk
                                           (1UL << MPU RASR C Pos)
/*! < MPU RASR: ATTRS.C Mask */
#define MPU RASR B Pos
                                            16
/*! < MPU RASR: ATTRS.B Position */
#define MPU RASR B Msk
                                           (1UL << MPU RASR B Pos)
/*! < MPU RASR: ATTRS.B Mask */
#define MPU RASR SRD Pos
                                             8
/*! < MPU RASR: Sub-Region Disable Position */
#define MPU RASR SRD Msk
                                            (0xFFUL << MPU RASR SRD Pos)
/*!< MPU RASR: Sub-Region Disable Mask */</pre>
#define MPU RASR SIZE Pos
/*! < MPU RASR: Region Size Field Position */
#define MPU RASR SIZE Msk
                                            (0x1FUL << MPU RASR SIZE Pos)
/*! < MPU RASR: Region Size Field Mask */
#define MPU RASR ENABLE Pos
/*!< MPU RASR: Region enable bit Position */</pre>
```

```
MPU RASR ENABLE Pos*/)
/*@} end of group CMSIS MPU */
#endif
#if ( FPU PRESENT == 1)
/** \setminus \overline{\text{ingroup}} CMSIS core register
    \defgroup CMSIS FPU Floating Point Unit (FPU)
    \brief Type definitions for the Floating Point Unit (FPU)
 @ {
 */
/** \brief Structure type to access the Floating Point Unit (FPU).
typedef struct
      uint32_t RESERVED0[1];
  IO uint32 t FPCCR;
                                        /*!< Offset: 0x004 (R/W)
Floating-Point Context Control Register
                                                    * /
                                        /*!< Offset: 0x008 (R/W)
  IO uint32 t FPCAR;
Floating-Point Context Address Register
                                                    * /
  IO uint32 t FPDSCR;
                                        /*!< Offset: 0x00C (R/W)
Floating-Point Default Status Control Register */
 I uint32 t MVFR0;
                                       /*!< Offset: 0x010 (R/ ) Media
and FP Feature Register 0
                                 /*! < Offset: 0x014 (R/) Media
 I uint32 t MVFR1;
and FP Feature Register 1
 I uint32 t MVFR2;
                                     /*!< Offset: 0x018 (R/ ) Media
and FP Feature Register 2
} FPU Type;
/* Floating-Point Context Control Register */
#define FPU FPCCR ASPEN Pos
/*!< FPCCR: ASPEN bit Position */</pre>
#define FPU_FPCCR_ASPEN_Msk
                                         (1UL << FPU FPCCR ASPEN Pos)
/*!< FPCCR: ASPEN bit Mask */</pre>
#define FPU FPCCR LSPEN Pos
                                          30
/*!< FPCCR: LSPEN Position */</pre>
#define FPU FPCCR LSPEN Msk
                                         (1UL << FPU FPCCR LSPEN Pos)
/*! < FPCCR: LSPEN bit Mask */
#define FPU_FPCCR_MONRDY_Pos
/*!< FPCCR: MONRDY Position */</pre>
#define FPU FPCCR MONRDY Msk
                                       (1UL << FPU FPCCR MONRDY Pos)
/*!< FPCCR: MONRDY bit Mask */</pre>
#define FPU FPCCR BFRDY Pos
                                           6
/*!< FPCCR: BFRDY Position */</pre>
#define FPU FPCCR BFRDY Msk
                                         (1UL << FPU FPCCR BFRDY Pos)
/*!< FPCCR: BFRDY bit Mask */</pre>
#define FPU FPCCR MMRDY Pos
/*!< FPCCR: MMRDY Position */</pre>
#define FPU FPCCR MMRDY Msk
                                        (1UL << FPU FPCCR MMRDY Pos)
/*! < FPCCR: MMRDY bit Mask */
```

```
#define FPU_FPCCR_HFRDY_Pos
/*!< FPCCR: HFRDY Position */</pre>
#define FPU_FPCCR_HFRDY_Msk
                                           (1UL << FPU_FPCCR_HFRDY_Pos)
/*!< FPCCR: HFRDY bit Mask */</pre>
#define FPU FPCCR THREAD Pos
/*!< FPCCR: processor mode bit Position */</pre>
#define FPU FPCCR THREAD Msk (1UL << FPU FPCCR THREAD Pos)
/*! < FPCCR: processor mode active bit Mask */
#define FPU FPCCR USER Pos
/*!< FPCCR: privilege level bit Position */</pre>
#define FPU FPCCR USER Msk
                                           (1UL << FPU FPCCR USER Pos)
/*!< FPCCR: privilege level bit Mask */</pre>
#define FPU FPCCR LSPACT Pos
                                              0
/*!< FPCCR: Lazy state preservation active bit Position */
#define FPU_FPCCR_LSPACT_Msk (1UL /*<<
FPU_FPCCR_LSPACT_Pos*/) /*!< FPCCR: Lazy state preservation
active bit Mask */
/* Floating-Point Context Address Register */
#define FPU FPCAR ADDRESS Pos
/*!< FPCAR: ADDRESS bit Position */</pre>
#define FPU FPCAR ADDRESS Msk
                                            (0x1FFFFFFFUL <<
FPU_FPCAR_ADDRESS_Pos) /*!< FPCAR: ADDRESS bit Mask */</pre>
/* Floating-Point Default Status Control Register */
#define FPU FPDSCR AHP Pos
/*! < FPDSCR: AHP bit Position */
#define FPU FPDSCR AHP Msk
                                           (1UL << FPU FPDSCR AHP Pos)
/*!< FPDSCR: AHP bit Mask */</pre>
#define FPU FPDSCR DN Pos
                                             2.5
/*!< FPDSCR: DN bit Position */</pre>
#define FPU FPDSCR DN Msk
                                            (1UL << FPU FPDSCR DN Pos)
/*!< FPDSCR: DN bit Mask */</pre>
#define FPU FPDSCR FZ Pos
                                             24
/*!< FPDSCR: FZ bit Position */</pre>
#define FPU FPDSCR FZ Msk
                                            (1UL << FPU FPDSCR FZ Pos)
/*!< FPDSCR: FZ bit Mask */</pre>
#define FPU FPDSCR RMode Pos
                                             22
/*! < FPDSCR: RMode bit Position */
#define FPU_FPDSCR_RMode_Msk
                                            (3UL << FPU FPDSCR RMode Pos)
/*! < FPDSCR: RMode bit Mask */
/* Media and FP Feature Register 0 */
#define FPU MVFR0 FP rounding modes Pos 28
/*!< MVFR0: FP rounding modes bits Position */</pre>
#define FPU MVFR0 FP rounding modes Msk (0xFUL <<</pre>
FPU MVFR0 FP rounding modes Pos) /*! < MVFR0: FP rounding modes bits
Mask */
#define FPU MVFR0 Short vectors Pos
/*!< MVFR0: Short vectors bits Position */</pre>
#define FPU_MVFR0_Short_vectors_Msk (0xFUL <</pre>
FPU_MVFR0_Short_vectors_Pos) /*!< MVFR0: Short vectors bits Mask</pre>
* /
```

```
#define FPU MVFR0 Square root Pos
                                            20
/*!< MVFR0: Square root bits Position */</pre>
#define FPU_MVFR0_Square_root_Msk
                                            (0xFUL <<
FPU MVFR0 Square root Pos)
                                      /*!< MVFR0: Square root bits Mask */</pre>
#define FPU MVFR0 Divide Pos
                                            16
/*!< MVFR0: Divide bits Position */</pre>
#define FPU_MVFR0_Divide Msk
                                            (0xFUL <<
FPU MVFR0 Divide Pos)
                                      /*!< MVFR0: Divide bits Mask */</pre>
#define FPU MVFR0 FP excep trapping Pos
/*!< MVFR0: FP exception trapping bits Position */</pre>
#define FPU MVFR0 FP_excep_trapping_Msk (0xFUL <<</pre>
FPU MVFR0 FP excep trapping Pos) /*!< MVFR0: FP exception trapping
bits Mask */
#define FPU MVFR0 Double precision Pos
/*!< MVFR0: Double-precision bits Position */</pre>
#define FPU MVFR0 Double precision Msk (0xFUL <<
FPU MVFR0 Double precision Pos) /*! < MVFR0: Double-precision bits
Mask */
#define FPU MVFR0 Single precision Pos
/*!< MVFR0: Single-precision bits Position */</pre>
#define FPU MVFR0 Single precision Msk (0xFUL <<
FPU_MVFR0_Single_precision_Pos) /*!< MVFR0: Single-precision bits</pre>
Mask */
#define FPU MVFR0 A SIMD registers Pos
/*! < MVFRO: A SIMD registers bits Position */
#define FPU MVFRO A SIMD registers Msk (0xFUL /*<<
FPU MVFR0 A SIMD registers Pos*/) /*!< MVFR0: A SIMD registers bits Mask
* /
/* Media and FP Feature Register 1 */
#define FPU_MVFR1_FP_fused_MAC_Pos
/*!< MVFR1: FP fused MAC bits Position */</pre>
#define FPU MVFR1 FP fused_MAC_Msk
                                            (0xFUL <<
FPU_MVFR1_FP_fused_MAC_Pos) /*!< MVFR1: FP fused MAC bits Mask</pre>
#define FPU MVFR1 FP HPFP Pos
                                            2.4
/*!< MVFR1: FP HPFP bits Position */</pre>
#define FPU MVFR1 FP_HPFP_Msk
                                            (0xFUL <<
                                      /*!< MVFR1: FP HPFP bits Mask */</pre>
FPU_MVFR1_FP_HPFP_Pos)
#define FPU MVFR1 D NaN mode Pos
/*!< MVFR1: D NaN mode bits Position */</pre>
#define FPU MVFR1 D NaN mode Msk
                                            (0xFUL <<
FPU MVFR1 D NaN mode Pos)
                                     /*!< MVFR1: D NaN mode bits Mask */</pre>
#define FPU MVFR1 FtZ mode Pos
                                             0
/*!< MVFR1: FtZ mode bits Position */</pre>
#define FPU MVFR1 FtZ mode Msk
                                            (0xFUL /*<<
FPU MVFR1 FtZ mode Pos*/)
                                  /*!< MVFR1: FtZ mode bits Mask */</pre>
/* Media and FP Feature Register 2 */
/*@} end of group CMSIS FPU */
```

```
/** \ingroup CMSIS core register
   \defgroup CMSIS CoreDebug Core Debug Registers (CoreDebug)
   \brief Type definitions for the Core Debug Registers
 @ {
 */
/** \brief Structure type to access the Core Debug Register (CoreDebug).
typedef struct
   IO uint32 t DHCSR;
                                      /*!< Offset: 0x000 (R/W) Debug
Halting Control and Status Register
  O uint32 t DCRSR;
                                      /*! < Offset: 0x004 ( /W)
Core Register Selector Register
  IO uint32 t DCRDR;
                                      /*!< Offset: 0x008 (R/W)
                                                               Debug
Core Register Data Register
                                       /*! < Offset: 0x00C (R/W)
 IO uint32 t DEMCR;
Exception and Monitor Control Register */
} CoreDebug Type;
/* Debug Halting Control and Status Register */
#define CoreDebug DHCSR DBGKEY Pos
/*! < CoreDebug DHCSR: DBGKEY Position */
#define CoreDebug DHCSR DBGKEY Msk (0xFFFFUL <</pre>
CoreDebug DHCSR DBGKEY Pos) /*! < CoreDebug DHCSR: DBGKEY Mask */
#define CoreDebug DHCSR S RESET ST Pos
                                      25
/*! < CoreDebug DHCSR: S RESET ST Position */
#define CoreDebug DHCSR S RESET ST Msk (1UL <<
CoreDebug_DHCSR_S_RESET_ST_Pos) /*!< CoreDebug_DHCSR: S_RESET_ST
Mask */
#define CoreDebug DHCSR S RETIRE ST Pos 24
/*!< CoreDebug DHCSR: S_RETIRE_ST Position */</pre>
#define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL <</pre>
CoreDebug_DHCSR_S_RETIRE_ST_Pos) /*!< CoreDebug_DHCSR: S_RETIRE_ST
Mask */
#define CoreDebug DHCSR S LOCKUP Pos
/*! < CoreDebug DHCSR: S LOCKUP Position */
Mask */
#define CoreDebug DHCSR S SLEEP Pos
                                        18
/*!< CoreDebug DHCSR: S SLEEP Position */</pre>
#define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< CoreDebug_DHCSR: S_SLEEP_Mask
#define CoreDebug_DHCSR_S_HALT_Pos
                                       17
/*!< CoreDebug DHCSR: S_HALT Position */</pre>
#define CoreDebug_DHCSR_S_HALT_Msk
                                       (1UL <<
CoreDebug_DHCSR_S_HALT_Pos) /*!< CoreDebug_DHCSR: S HALT_Mask
* /
```

```
#define CoreDebug DHCSR S REGRDY Pos
/*!< CoreDebug DHCSR: S_REGRDY Position */</pre>
#define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos) /*!< CoreDebug_DHCSR: S_REGRDY
Mask */
#define CoreDebug DHCSR C SNAPSTALL Pos
/*! < CoreDebug DHCSR: C SNAPSTALL Position */
#define CoreDebug DHCSR C SNAPSTALL Msk (1UL <<</pre>
CoreDebug_DHCSR_C_SNAPSTALL_Pos) /*!< CoreDebug_DHCSR: C_SNAPSTALL
Mask */
#define CoreDebug DHCSR C MASKINTS Pos 3
/*!< CoreDebug DHCSR: C MASKINTS Position */</pre>
#define CoreDebug DHCSR C MASKINTS Msk (1UL <<
CoreDebug_DHCSR_C_MASKINTS_Pos) /*!< CoreDebug_DHCSR: C_MASKINTS
Mask */
#define CoreDebug DHCSR C STEP Pos
/*! < CoreDebug DHCSR: C STEP Position */
#define CoreDebug DHCSR C STEP Msk (1UL <<</pre>
CoreDebug_DHCSR_C_STEP_Pos)
                                        /*! < CoreDebug DHCSR: C STEP Mask
*/
#define CoreDebug DHCSR C HALT Pos
/*! < CoreDebug DHCSR: C HALT Position */
#define CoreDebug_DHCSR_C_HALT_Msk (1UL <<
CoreDebug_DHCSR_C HALT_Pos) /*!< CoreDebug_DHCSR: C_HALT_Mask
*/
#define CoreDebug DHCSR C DEBUGEN Pos
/*!< CoreDebug DHCSR: C DEBUGEN Position */</pre>
#define CoreDebug DHCSR C DEBUGEN Msk (1UL /*<<
CoreDebug_DHCSR_C_DEBUGEN_Pos*/) /*!< CoreDebug_DHCSR: C_DEBUGEN_Mask
/* Debug Core Register Selector Register */
#define CoreDebug DCRSR REGWnR Pos
/*!< CoreDebug DCRSR: REGWnR Position */</pre>
#define CoreDebug DCRSR REGWnR Msk (1UL <<</pre>
                                        /*!< CoreDebug DCRSR: REGWnR Mask</pre>
CoreDebug DCRSR REGWnR Pos)
*/
#define CoreDebug DCRSR REGSEL Pos
/*!< CoreDebug DCRSR: REGSEL Position */</pre>
#define CoreDebug_DCRSR REGSEL Msk (0x1FUL /*<</pre>
CoreDebug DCRSR REGSEL Pos*/) /*!< CoreDebug DCRSR: REGSEL Mask */
/* Debug Exception and Monitor Control Register */
#define CoreDebug DEMCR TRCENA Pos
/*! < CoreDebug DEMCR: TRCENA Position */
#define CoreDebug_DEMCR_TRCENA_Msk (1UL << CoreDebug_DEMCR_TRCENA_Pos) /*!< CoreDebug_DEMCR: TRCENA_Mask
#define CoreDebug DEMCR MON REQ Pos
                                            19
/*!< CoreDebug DEMCR: MON REQ Position */</pre>
#define CoreDebug_DEMCR_MON_REQ_Msk (1UL <<
CoreDebug_DEMCR_MON_REQ_Pos) /*!< CoreDebug_DEMCR: MON_REQ_Mask</pre>
*/
```

```
#define CoreDebug DEMCR MON STEP Pos
/*!< CoreDebug DEMCR: MON STEP Position */</pre>
#define CoreDebug_DEMCR_MON_STEP_Msk (1UL <<</pre>
CoreDebug_DEMCR_MON_STEP_Pos) /*!< CoreDebug DEMCR: MON_STEP
Mask */
#define CoreDebug DEMCR MON PEND Pos
/*! < CoreDebug DEMCR: MON PEND Position */
#define CoreDebug DEMCR_MON_PEND_Msk (1UL <<
CoreDebug_DEMCR_MON_PEND_Pos) /*!< CoreDebug_DEMCR: MON_PEND
Mask */
#define CoreDebug DEMCR MON EN Pos
                                            16
/*! < CoreDebug DEMCR: MON EN Position */
#define CoreDebug_DEMCR_MON_EN_Msk (1UL <<
CoreDebug_DEMCR_MON_EN_Pos) /*!< CoreDebug_DEMCR: MON_EN_Mask</pre>
* /
#define CoreDebug DEMCR VC HARDERR Pos
/*!< CoreDebug DEMCR: VC HARDERR Position */</pre>
#define CoreDebug DEMCR VC HARDERR Msk (1UL <<
CoreDebug_DEMCR_VC_HARDERR_Pos) /*!< CoreDebug_DEMCR: VC_HARDERR
#define CoreDebug DEMCR VC INTERR Pos
/*! < CoreDebug DEMCR: VC INTERR Position */
#define CoreDebug_DEMCR_VC_INTERR_Msk (1UL <<
CoreDebug_DEMCR_VC_INTERR_Pos) /*!< CoreDebug_DEMCR: VC_INTERR</pre>
Mask */
#define CoreDebug DEMCR VC BUSERR Pos
/*!< CoreDebug DEMCR: VC BUSERR Position */</pre>
#define CoreDebug DEMCR_VC_BUSERR_Msk (1UL <<</pre>
CoreDebug_DEMCR_VC_BUSERR_Pos) /*!< CoreDebug_DEMCR: VC_BUSERR
Mask */
#define CoreDebug_DEMCR_VC_STATERR_Pos
/*!< CoreDebug DEMCR: VC STATERR Position */</pre>
#define CoreDebug DEMCR VC STATERR Msk (1UL <<
CoreDebug_DEMCR_VC_STATERR_Pos) /*!< CoreDebug_DEMCR: VC_STATERR
Mask */
#define CoreDebug DEMCR VC CHKERR Pos
/*! < CoreDebug DEMCR: VC_CHKERR Position */
#define CoreDebug_DEMCR_VC_CHKERR_Msk (1UL <<
CoreDebug_DEMCR_VC_CHKERR_Pos) /*!< CoreDebug_DEMCR: VC_CHKERR</pre>
Mask */
#define CoreDebug DEMCR VC NOCPERR Pos
/*!< CoreDebug DEMCR: VC NOCPERR Position */</pre>
#define CoreDebug DEMCR VC NOCPERR Msk (1UL <<
CoreDebug_DEMCR_VC_NOCPERR_Pos) /*!< CoreDebug_DEMCR: VC_NOCPERR
#define CoreDebug DEMCR VC MMERR Pos
/*!< CoreDebug DEMCR: VC MMERR Position */</pre>
#define CoreDebug_DEMCR_VC_MMERR_Msk (1UL <<
CoreDebug_DEMCR_VC_MMERR_Pos) /*!< CoreDebug_DEMCR: VC_MMERR</pre>
Mask */
```

```
#define CoreDebug DEMCR VC CORERESET Pos
/*!< CoreDebug DEMCR: VC_CORERESET Position */
#define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL /*<</pre>
CoreDebug DEMCR VC CORERESET Pos*/) /*!< CoreDebug DEMCR: VC CORERESET
Mask */
/*@} end of group CMSIS CoreDebug */
\brief Definitions for base addresses, unions, and structures.
 @ {
 * /
/* Memory mapping of Cortex-M4 Hardware */
#define SCS BASE (0xE000E000UL)
/*!< System Control Space Base Address */</pre>
#define ITM BASE (0xE000000UL)
/*!< ITM Base Address</pre>
#define DWT BASE
                           (0xE0001000UL)
/*!< DWT Base Address
#define TPI BASE
                           (0xE0040000UL)
/*!< TPI Base Address
#define CoreDebug_BASE (0xE000EDF0UL)
/*!< Core Debug Base Address
#define SysTick BASE (SCS BASE + 0x0010UL)
/*!< SysTick Base Address</pre>
                                      * /
#define NVIC BASE
                           (SCS BASE + 0 \times 0100 \text{UL})
/*!< NVIC Base Address</pre>
                                       * /
#define SCB BASE
                          (SCS BASE + 0x0D00UL)
/*!< System Control Block Base Address */</pre>
#define SCnSCB
                                            *)
                                                  SCS BASE
                           ((SCnSCB Type
/*!< System control Register not in SCB */</pre>
#define SCB
                          ((SCB Type
                                                  SCB BASE
/*!< SCB configuration struct</pre>
#define SysTick
                          ((SysTick_Type
                                           *)
                                                  SysTick BASE
/*!< SysTick configuration struct
#define NVIC
                           ((NVIC_Type
                                                  NVIC BASE
/*!< NVIC configuration struct</pre>
#define ITM
                           ((ITM Type
                                                  ITM BASE
/*!< ITM configuration struct</pre>
#define DWT
                           ((DWT Type
                                                  DWT BASE
/*!< DWT configuration struct</pre>
#define TPI
                                                  TPI BASE
                           ((TPI_Type
                                       * /
/*!< TPI configuration struct</pre>
#define CoreDebug
                           ((CoreDebug Type *)
                                                  CoreDebug BASE)
/*!< Core Debug configuration struct</pre>
#if ( MPU PRESENT == 1)
                           (SCS_BASE + 0x0D90UL)
  #define MPU BASE
                                      * /
/*!< Memory Protection Unit
  #define MPU
                           ((MPU_Type
                                            *)
                                                  MPU BASE
/*!< Memory Protection Unit
#endif
#if ( FPU PRESENT == 1)
```

```
#define FPU BASE
                         (SCS BASE + 0 \times 0 = 30UL)
                                     */
/*!< Floating Point Unit</pre>
 #define FPU
                          ((FPU_Type
                                         *)
                                            FPU BASE
/*!< Floating Point Unit</pre>
#endif
/*@} */
/************************
*****
                Hardware Abstraction Layer
 Core Function Interface contains:
 - Core NVIC Functions
 - Core SysTick Functions
 - Core Debug Functions
 - Core Register Access Functions
*****************
/** \defgroup CMSIS Core FunctionInterface Functions and Instructions
Reference
* /
/* ################# NVIC functions
############# */
/** \ingroup CMSIS Core FunctionInterface
   \defgroup CMSIS Core NVICFunctions NVIC Functions
   \brief Functions that manage interrupts and exceptions via the
NVIC.
   @ {
/** \brief Set Priority Grouping
 The function sets the priority grouping field using the required unlock
sequence.
 The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8]
PRIGROUP field.
 Only values from 0..7 are used.
 In case of a conflict between priority grouping and available
 priority bits (\_NVIC_PRIO_BITS), the smallest possible priority group
is set.
   \param [in]
                  PriorityGroup Priority grouping field.
 STATIC INLINE void NVIC SetPriorityGrouping(uint32 t PriorityGroup)
 uint32 t reg value;
 uint32 t PriorityGroupTmp = (PriorityGroup & (uint32 t)0x07UL);
/* only values 0..7 are used
 reg value = SCB->AIRCR;
                                  */
/* read old register configuration
 reg value &= ~((uint32 t)(SCB_AIRCR_VECTKEY_Msk |
SCB AIRCR PRIGROUP Msk));
                                   /* clear bits to change
* /
```

```
reg value = (reg value
                ((uint32 t)0x5FAUL << SCB AIRCR VECTKEY Pos) |
                (PriorityGroupTmp << 8)</pre>
                                                               );
/* Insert write key and priorty group */
 SCB->AIRCR = reg value;
}
/** \brief Get Priority Grouping
  The function reads the priority grouping field from the NVIC Interrupt
Controller.
    \return
                           Priority grouping field (SCB->AIRCR [10:8]
PRIGROUP field).
 _STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
 return ((uint32_t)((SCB->AIRCR & SCB_AIRCR PRIGROUP Msk) >>
SCB AIRCR PRIGROUP Pos));
}
/** \brief Enable External Interrupt
    The function enables a device-specific interrupt in the NVIC
interrupt controller.
                     IRQn External interrupt number. Value cannot be
    \param [in]
negative.
*/
 STATIC INLINE void NVIC EnableIRQ(IRQn Type IRQn)
 NVIC - SISER[(((uint32 t)(int32 t)IRQn) >> 5UL)] = (uint32 t)(1UL <<
(((uint32 t)(int32 t)IRQn) & 0x1FUL));
}
/** \brief Disable External Interrupt
    The function disables a device-specific interrupt in the NVIC
interrupt controller.
                     IRQn External interrupt number. Value cannot be
    \param [in]
negative.
 */
 STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
 NVIC->ICER[(((uint32 t)(int32 t)IRQn) >> 5UL)] = (uint32 t)(1UL <<
(((uint32 t)(int32 t)IRQn) & 0x1FUL));
}
/** \brief Get Pending Interrupt
    The function reads the pending register in the NVIC and returns the
pending bit
    for the specified interrupt.
    \param [in] IRQn Interrupt number.
```

```
\return
                          Interrupt status is pending.
  STATIC INLINE uint32 t NVIC GetPendingIRQ(IRQn Type IRQn)
  return((uint32 t)(((NVIC->ISPR[(((uint32 t)(int32 t)IRQn) >> 5UL)] &
(1UL \ll (((uint32 t) (int32 t) IRQn) \& 0x1FUL))) != 0UL) ? 1UL : 0UL));
/** \brief Set Pending Interrupt
    The function sets the pending bit of an external interrupt.
    \param [in]
                     IRQn Interrupt number. Value cannot be negative.
  STATIC INLINE void NVIC SetPendingIRQ(IRQn Type IRQn)
 NVIC->ISPR[(((uint32 t)(int32 t)IRQn) >> 5UL)] = (uint32 t)(1UL <<
(((uint32 t)(int32 t)IRQn) & 0x1FUL));
/** \brief Clear Pending Interrupt
    The function clears the pending bit of an external interrupt.
                     IRQn External interrupt number. Value cannot be
    \param [in]
negative.
 */
 STATIC INLINE void NVIC ClearPendingIRQ(IRQn Type IRQn)
 NVIC \rightarrow ICPR[(((uint32 t)(int32 t)IRQn) >> 5UL)] = (uint32 t)(1UL <<
(((uint32 t)(int32 t)IRQn) & 0x1FUL));
}
/** \brief Get Active Interrupt
    The function reads the active register in NVIC and returns the active
bit.
    \param [in] IRQn Interrupt number.
    \return
                           Interrupt status is not active.
    \return
                        1
                          Interrupt status is active.
  STATIC INLINE uint32 t NVIC GetActive(IRQn Type IRQn)
 return((uint32 t)(((NVIC->IABR[(((uint32 t)(int32 t)IRQn) >> 5UL)] &
(1UL << (((uint32 t)(int32 t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
}
/** \brief Set Interrupt Priority
    The function sets the priority of an interrupt.
    \note The priority cannot be set for every core interrupt.
```

Interrupt status is not pending.

\return

```
\param [in]
                    IRQn Interrupt number.
    \param [in] priority Priority to set.
 STATIC INLINE void NVIC SetPriority(IRQn_Type IRQn, uint32_t priority)
  if((int32 t)IRQn < 0) {
    SCB->SHPR[(((uint32 t)(int32 t)IRQn) & 0xFUL)-4UL] =
(uint8 t)((priority << (8 - NVIC PRIO BITS)) & (uint32 t)0xFFUL);</pre>
 }
  else {
   NVIC->IP[((uint32 t)(int32 t)IRQn)]
(uint8 t)((priority << (8 - NVIC PRIO BITS)) & (uint32 t)0xFFUL);</pre>
}
/** \brief Get Interrupt Priority
    The function reads the priority of an interrupt. The interrupt
    number can be positive to specify an external (device specific)
    interrupt, or negative to specify an internal (core) interrupt.
    \param [in]
                  IRQn Interrupt number.
    \return
                        Interrupt Priority. Value is aligned
automatically to the implemented
                        priority bits of the microcontroller.
 STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
  if((int32 t)IRQn < 0) {
   return(((uint32 t)SCB->SHPR[(((uint32 t)(int32 t)IRQn) & 0xFUL)-4UL]
>> (8 - NVIC PRIO BITS)));
 else {
   return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)]
>> (8 - NVIC PRIO BITS)));
}
/** \brief Encode Priority
    The function encodes the priority for an interrupt with the given
priority group,
    preemptive priority value, and subpriority value.
    In case of a conflict between priority grouping and available
   priority bits ( NVIC PRIO BITS), the smallest possible priority
group is set.
    \param [in]
                   PriorityGroup Used priority group.
    \param [in] PreemptPriority Preemptive priority value (starting
from 0).
                      SubPriority Subpriority value (starting from 0).
    \param [in]
                                   Encoded priority. Value can be used in
    \return
the function \ref NVIC SetPriority().
 */
```

```
STATIC INLINE uint32 t NVIC EncodePriority (uint32 t PriorityGroup,
uint32 t PreemptPriority, uint32 t SubPriority)
 uint32 t PriorityGroupTmp = (PriorityGroup & (uint32 t)0x07UL); /*
only values 0..7 are used */
 uint32 t PreemptPriorityBits;
 uint32 t SubPriorityBits;
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) >
(uint32 t)( NVIC PRIO BITS)) ? (uint32_t)(_NVIC_PRIO_BITS) :
(uint32 t) (7UL - PriorityGroupTmp);
  SubPriorityBits = ((PriorityGroupTmp +
(uint32 t)(NVIC PRIO BITS)) < (uint32 t)7UL)? (uint32 t)0UL:
(uint32 t)((PriorityGroupTmp - 7UL) + (uint32 t)( NVIC PRIO BITS));
 return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits))</pre>
- 1UL)) << SubPriorityBits) |
          ((SubPriority & (uint32 t)((1UL << (SubPriorityBits ))
- 1UL)))
        );
/** \brief Decode Priority
    The function decodes an interrupt priority value with a given
priority group to
    preemptive priority value and subpriority value.
    In case of a conflict between priority grouping and available
   priority bits ( NVIC PRIO BITS) the smallest possible priority group
is set.
                       Priority Priority value, which can be retrieved
    \param [in]
with the function \ref NVIC GetPriority().
    \param [in] PriorityGroup Used priority group.
    \param [out] pPreemptPriority Preemptive priority value (starting
from 0).
                   pSubPriority Subpriority value (starting from 0).
   \param [out]
 STATIC INLINE void NVIC DecodePriority (uint32 t Priority, uint32 t
PriorityGroup, uint32 t* pPreemptPriority, uint32 t* pSubPriority)
 uint32 t PriorityGroupTmp = (PriorityGroup & (uint32 t)0x07UL); /*
only values 0...7 are used
 uint32_t PreemptPriorityBits;
 uint32 t SubPriorityBits;
 PreemptPriorityBits = ((7UL - PriorityGroupTmp) >
(uint32 t) ( NVIC PRIO BITS)) ? (uint32 t) ( NVIC PRIO BITS) :
(uint32 t)(7UL - PriorityGroupTmp);
  SubPriorityBits = ((PriorityGroupTmp +
(uint32 t)( NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL :</pre>
(uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32 t)((1UL <<
(PreemptPriorityBits)) - 1UL);
                                                ) & (uint32 t)((1UL <<
  *pSubPriority = (Priority
(SubPriorityBits )) - 1UL);
```

```
/** \brief System Reset
    The function initiates a system reset request to reset the MCU.
 STATIC INLINE void NVIC SystemReset (void)
                                                                      /*
    DSB();
Ensure all outstanding memory accesses included
buffered write are completed before reset */
  SCB->AIRCR = (uint32 t) ((0x5FAUL \ll SCB AIRCR VECTKEY Pos)
                            (SCB->AIRCR & SCB AIRCR PRIGROUP Msk) |
                                                                      /*
                            SCB AIRCR SYSRESETREQ Msk
Keep priority group unchanged */
  DSB();
Ensure completion of memory access */
 while(1) { NOP(); }
                                                                      /*
wait until reset */
/*@} end of CMSIS Core NVICFunctions */
/* #################### FPU functions
############# * * /
/** \ingroup CMSIS Core FunctionInterface
    \defgroup CMSIS Core FpuFunctions FPU Functions
    \brief Function that provides FPU type.
    @ {
 * /
/**
              uint32_t SCB_GetFPUType(void)
  \fn
  \brief
               get FPU type
  \returns
   - \b 0: No FPU
   - \begin{tabular}{lll} - \begin{tabular}{lll} - \begin{tabular}{lll} Single precision FPU \\ \end{array}
   - \b 2: Double + Single precision FPU
 STATIC INLINE uint32 t SCB GetFPUType (void)
 uint32 t mvfr0;
 mvfr0 = SCB->MVFR0;
            ((mvfr0 \& 0x00000FF0UL) == 0x220UL) {
   return 2UL; // Double + Single precision FPU
  } else if ((mvfr0 & 0x00000FF0UL) == 0x020UL) {
                  // Single precision FPU
   return 1UL;
  } else {
                         // No FPU
    return OUL;
/*@} end of CMSIS Core FpuFunctions */
```

```
/* ################# Cache functions
/** \ingroup CMSIS_Core_FunctionInterface
    \defgroup CMSIS_Core_CacheFunctions Cache Functions
    \brief Functions that configure Instruction and Data cache.
   @ {
 */
/* Cache Size ID Register Macros */
#define CCSIDR WAYS(x)
                              (((x) & SCB_CCSIDR ASSOCIATIVITY Msk) >>
SCB_CCSIDR_ASSOCIATIVITY Pos)
#define CCSIDR_SETS(x)
SCB_CCSIDR_NUMSETS_Pos
                              (((x) & SCB CCSIDR NUMSETS Msk
#define CCSIDR LSSHIFT(x)
                             (((x) & SCB CCSIDR LINESIZE Msk ) /*>>
SCB CCSIDR LINESIZE Pos*/ )
/** \brief Enable I-Cache
   The function turns on I-Cache
 STATIC INLINE void SCB EnableICache (void)
  #if ( ICACHE PRESENT == 1)
     DSB();
     ____ISB();
                                          // invalidate I-Cache
   SCB->ICIALLU = OUL;
    SCB->CCR |= (uint32 t)SCB CCR IC Msk; // enable I-Cache
   ___DSB();
    __ISB();
  #endif
}
/** \brief Disable I-Cache
   The function turns off I-Cache
 STATIC INLINE void SCB DisableICache (void)
  #if ( ICACHE PRESENT == 1)
     DSB();
   —ISB();
   SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk; // disable I-Cache
                                          // invalidate I-Cache
    SCB->ICIALLU = OUL;
   ___DSB();
    ISB();
  #endif
}
/** \brief Invalidate I-Cache
   The function invalidates I-Cache
 STATIC INLINE void SCB InvalidateICache (void)
  #if ( ICACHE PRESENT == 1)
     DSB();
   ISB();
```

```
SCB->ICIALLU = OUL;
     DSB();
     ISB();
  #endif
/** \brief Enable D-Cache
   The function turns on D-Cache
  STATIC INLINE void SCB EnableDCache (void)
  #if ( DCACHE PRESENT == 1)
    uint32 t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;
    SCB->CSSELR = (OUL << 1) | OUL; // Level 1 data cache
    ccsidr = SCB->CCSIDR;
           = (uint32 t) (CCSIDR SETS(ccsidr));
    sshift = (uint32_t) (CCSIDR_LSSHIFT(ccsidr) + 4UL);
    ways = (uint32 t) (CCSIDR WAYS(ccsidr));
    wshift = (uint32 t)((uint32 t) CLZ(ways) & 0x1FUL);
   __DSB();
                                          // invalidate D-Cache
   do {
        uint32 t tmpways = ways;
        do {
              sw = ((tmpways << wshift) | (sets << sshift));</pre>
             SCB->DCISW = sw;
            } while(tmpways--);
        } while(sets--);
    DSB();
    SCB->CCR |= (uint32 t)SCB CCR DC Msk; // enable D-Cache
    DSB();
    ISB();
  #endif
}
/** \brief Disable D-Cache
    The function turns off D-Cache
 STATIC_INLINE void SCB_DisableDCache (void)
  #if ( DCACHE PRESENT == 1)
    uint32 t ccsidr, sshift, wshift, sw;
    uint32 t sets, ways;
    SCB->CSSELR = (OUL << 1) | OUL;
                                           // Level 1 data cache
    ccsidr = SCB->CCSIDR;
    sets = (uint32 t) (CCSIDR SETS(ccsidr));
    sshift = (uint32 t) (CCSIDR LSSHIFT(ccsidr) + 4UL);
   ways = (uint32 t) (CCSIDR WAYS(ccsidr));
   wshift = (uint32 t) ((uint32 t) CLZ(ways) & 0x1FUL);
```

```
DSB();
    SCB->CCR &= ~(uint32_t)SCB_CCR_DC_Msk; // disable D-Cache
   do {
                                             // clean & invalidate D-Cache
         uint32 t tmpways = ways;
              sw = ((tmpways << wshift) | (sets << sshift));</pre>
              SCB->DCCISW = sw;
            } while(tmpways--);
        } while(sets--);
     DSB();
     ISB();
  #endif
}
/** \brief Invalidate D-Cache
   The function invalidates D-Cache
 STATIC INLINE void SCB InvalidateDCache (void)
  #if ( DCACHE PRESENT == 1)
   uint32 t ccsidr, sshift, wshift, sw;
   uint32 t sets, ways;
                                            // Level 1 data cache
    SCB->CSSELR = (OUL << 1) | OUL;</pre>
    ccsidr = SCB->CCSIDR;
           = (uint32 t) (CCSIDR SETS(ccsidr));
    sshift = (uint32 t) (CCSIDR LSSHIFT(ccsidr) + 4UL);
   ways = (uint32 t) (CCSIDR WAYS(ccsidr));
   wshift = (uint32 t) ((uint32 t) CLZ(ways) & 0x1FUL);
   ___DSB();
                                             // invalidate D-Cache
   do {
         uint32 t tmpways = ways;
              sw = ((tmpways << wshift) | (sets << sshift));</pre>
              SCB->DCISW = sw;
            } while(tmpways--);
        } while(sets--);
     DSB();
     ISB();
  #endif
}
/** \brief Clean D-Cache
   The function cleans D-Cache
 STATIC INLINE void SCB CleanDCache (void)
 #if ( DCACHE PRESENT == 1)
   uint32 t ccsidr, sshift, wshift, sw;
```

```
uint32_t sets, ways;
   SCB->CSSELR = (OUL << 1) | OUL; // Level 1 data cache
   ccsidr = SCB->CCSIDR;
   sets = (uint32 t) (CCSIDR SETS(ccsidr));
   sshift = (uint32 t) (CCSIDR LSSHIFT(ccsidr) + 4UL);
   ways = (uint32 t) (CCSIDR WAYS(ccsidr));
   wshift = (uint32 t)((uint32 t) CLZ(ways) & 0x1FUL);
   __DSB();
   do {
                                            // clean D-Cache
        uint32 t tmpways = ways;
        do {
              sw = ((tmpways << wshift) | (sets << sshift));</pre>
             SCB->DCCSW = sw;
            } while(tmpways--);
        } while(sets--);
   __DSB();
    _ISB();
 #endif
}
/** \brief Clean & Invalidate D-Cache
   The function cleans and Invalidates D-Cache
 STATIC INLINE void SCB CleanInvalidateDCache (void)
  #if ( DCACHE PRESENT == 1)
   uint32 t ccsidr, sshift, wshift, sw;
   uint32 t sets, ways;
                                      // Level 1 data cache
   SCB->CSSELR = (OUL << 1) | OUL;
   ccsidr = SCB->CCSIDR;
           = (uint32_t) (CCSIDR_SETS(ccsidr));
   sets
   sshift = (uint32_t) (CCSIDR_LSSHIFT(ccsidr) + 4UL);
   ways = (uint32 t) (CCSIDR WAYS(ccsidr));
   wshift = (uint32 t) ((uint32 t) CLZ(ways) & 0x1FUL);
   ___DSB();
                                            // clean & invalidate D-Cache
   do {
        uint32_t tmpways = ways;
              sw = ((tmpways << wshift) | (sets << sshift));</pre>
             SCB->DCCISW = sw;
            } while(tmpways--);
       } while(sets--);
     DSB();
     ISB();
  #endif
}
/**
```

```
void SCB_InvalidateDCache_by_Addr(volatile uint32_t *addr,
int32 t dsize)
  \brief
              D-Cache Invalidate by address
  \param[in] addr address (aligned to 32-byte boundary)
 \param[in] dsize size of memory block (in number of bytes)
 STATIC INLINE void SCB InvalidateDCache by Addr (uint32 t *addr,
int32 t dsize)
  #if ( DCACHE PRESENT == 1)
    int\overline{32} t op\_size = dsize;
    uint32 t op addr = (uint32 t)addr;
    uint32 t linesize = 32UL;
                                           // in Cortex-M7 size of cache
line is fixed to 8 words (32 bytes)
   ___DSB();
   while (op size > 0) {
     SCB->DCIMVAC = op addr;
     op addr += linesize;
     op size -= (int32 t)linesize;
   __DSB();
    ISB();
  #endif
 \fn
              void SCB CleanDCache by Addr (volatile uint32 t *addr,
int32 t dsize)
             D-Cache Clean by address
 \brief
              addr address (aligned to 32-byte boundary)
  \param[in]
 \param[in] dsize size of memory block (in number of bytes)
 STATIC INLINE void SCB CleanDCache by Addr (uint32 t *addr, int32 t
dsize)
  #if ( DCACHE PRESENT == 1)
    int32 t op size = dsize;
    uint32 t op addr = (uint32 t) addr;
    uint32 t linesize = 32UL;
                                           // in Cortex-M7 size of cache
line is fixed to 8 words (32 bytes)
    __DSB();
    while (op size > 0) {
     SCB->DCCMVAC = op addr;
     op addr += linesize;
     op_size -= (int32_t)linesize;
   __DSB();
    __ISB();
  #endif
}
/**
```

```
void SCB CleanInvalidateDCache by Addr(volatile uint32 t
*addr, int32 t dsize)
            D-Cache Clean and Invalidate by address
 \param[in] addr address (aligned to 32-byte boundary)
 \param[in] dsize size of memory block (in number of bytes)
 STATIC INLINE void SCB CleanInvalidateDCache by Addr (uint32 t *addr,
int32 t dsize)
 #if ( DCACHE PRESENT == 1)
   int\overline{32} t op\_size = dsize;
   uint32 t op addr = (uint32 t) addr;
   uint32 t linesize = 32UL;
                                         // in Cortex-M7 size of cache
line is fixed to 8 words (32 bytes)
   ___DSB();
   while (op size > 0) {
     SCB->DCCIMVAC = op addr;
     op addr += linesize;
     op size -= (int32 t)linesize;
   ___DSB();
    ISB();
 #endif
}
/*@} end of CMSIS Core CacheFunctions */
SysTick function
/** \ingroup CMSIS Core FunctionInterface
   \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
   \brief Functions that configure the System.
 @ {
*/
#if ( Vendor SysTickConfig == 0)
/** \brief System Tick Configuration
   The function initializes the System Timer and its interrupt, and
starts the System Tick Timer.
   Counter is in free running mode to generate periodic interrupts.
   \param [in] ticks Number of ticks between two interrupts.
                   0 Function succeeded.
   \return
                   1 Function failed.
   \return
   \note
            When the variable <b> Vendor SysTickConfig</b> is set to
1, then the
   function <b>SysTick Config</b> is not included. In this case, the
file <b><i>device</i>.h</b>
   must contain a vendor-specific implementation of this function.
```

```
STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
 if ((ticks - 1UL) > SysTick LOAD RELOAD Msk) { return (1UL); }
Reload value impossible */
                                                               /*
 SysTick->LOAD = (uint32 t) (ticks - 1UL);
set reload register */
 NVIC SetPriority (SysTick IRQn, (1UL << NVIC PRIO BITS) - 1UL); /*
set Priority for Systick Interrupt */
 SysTick->VAL = OUL;
Load the SysTick Counter Value */
 SysTick->CTRL = SysTick CTRL CLKSOURCE Msk |
                 SysTick CTRL TICKINT Msk
                                                               /*
                 SysTick CTRL ENABLE Msk;
Enable SysTick IRQ and SysTick Timer */
 return (OUL);
Function successful */
#endif
/*@} end of CMSIS Core SysTickFunctions */
/* ############################## Debug In/Output function
/** \ingroup CMSIS Core FunctionInterface
   \defgroup CMSIS core DebugFunctions ITM Functions
   \brief Functions that access the ITM debug interface.
 @ {
*/
extern volatile int32_t ITM_RxBuffer;
                                                    /*!< External
variable to receive characters.
                     ITM RXBUFFER EMPTY 0x5AA55AA5 /*!< Value
identifying \ref ITM RxBuffer is ready for next character. */
/** \brief ITM Send Character
   The function transmits a character via the ITM channel 0, and
   \li Just returns when no debugger is connected that has booked the
    \li Is blocking when a debugger is connected, but the previous
character sent has not been transmitted.
   \param [in] ch Character to transmit.
                     Character to transmit.
   \returns
 STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
 enabled */
   while (ITM->PORT[0].u32 == OUL) \{ NOP(); \}
   ITM->PORT[0].u8 = (uint8 t) ch;
```

```
}
 return (ch);
/** \brief ITM Receive Character
   The function inputs a character via the external variable \ref
ITM RxBuffer.
   \return
                     Received character.
                 -1 No character pending.
 STATIC INLINE int32 t ITM ReceiveChar (void) {
 int32 t ch = -1;
                                       /* no character available */
 if (ITM RxBuffer != ITM RXBUFFER EMPTY) {
   ch = \overline{ITM} RxBuffer;
   }
 return (ch);
/** \brief ITM Check Character
   The function checks whether a character is pending for reading in the
variable \ref ITM_RxBuffer.
   \return
                  0 No character available.
   \return
                 1 Character available.
STATIC INLINE int32 t ITM CheckChar (void) {
 if (ITM RxBuffer == ITM RXBUFFER EMPTY) {
   return (0);
                                          /* no character available
 } else {
                                          /* character available
   return (1);
}
/*@} end of CMSIS core DebugFunctions */
#ifdef cplusplus
#endif
#endif /* CORE CM7 H DEPENDANT */
#endif /* CMSIS GENERIC */
/************************
**//**
* @file core cm4.h
```

```
* @brief
           CMSIS Cortex-M4 Core Peripheral Access Layer Header File
 * @version V4.10
          18. March 2015
 * @note
*******************
/* Copyright (c) 2009 - 2015 ARM LIMITED
   All rights reserved.
  Redistribution and use in source and binary forms, with or without
  modification, are permitted provided that the following conditions are
met:
   - Redistributions of source code must retain the above copyright
    notice, this list of conditions and the following disclaimer.
   - Redistributions in binary form must reproduce the above copyright
    notice, this list of conditions and the following disclaimer in the
     documentation and/or other materials provided with the distribution.
   - Neither the name of ARM nor the names of its contributors may be
used
    to endorse or promote products derived from this software without
    specific prior written permission.
   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
"AS IS"
  AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
PURPOSE
  ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS
   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR
BUSINESS
   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER
   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
  ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF
THE
  POSSIBILITY OF SUCH DAMAGE.
____*/
#if defined ( __ICCARM___)
 #pragma system include /* treat file as system include file for MISRA
check */
#endif
#ifndef __CORE_CM4_H_GENERIC
#define CORE CM4 H GENERIC
#ifdef __cplusplus
extern "C" {
#endif
```

```
CMSIS violates the following MISRA-C:2004 rules:
  Function definitions in header files are used to allow 'inlining'.
  \li Required Rule 18.4, declaration of union type or object of union
type: '{...}'.<br>
    Unions are used for effective representation of core registers.
  \li Advisory Rule 19.7, Function-like macro defined.<br>
    Function-like macros are used to allow more efficient code.
/****************************
                CMSIS definitions
******************
/** \ingroup Cortex M4
 @ {
* /
/* CMSIS CM4 definitions */
#define CM4 CMSIS_VERSION_MAIN (0x04)
/*!< [31:16] CMSIS HAL main version */</pre>
#define CM4 CMSIS VERSION SUB (0x00)
/*!< [15:0] CMSIS HAL sub version */
\#define \_CM4\_CMSIS\_VERSION ((_CM4_CMSIS_VERSION MAIN << 16) | \
                               __CM4_CMSIS_VERSION_SUB
/*!< CMSIS HAL version number
#define CORTEX M
                             (0x04)
/*!< Cortex-M Core
                                * /
#if defined ( \__{CC\_ARM} )
 #define ASM
                                     */
/*!< asm keyword for ARM Compiler</pre>
 #define INLINE inline
/*!< inline keyword for ARM Compiler</pre>
 #define STATIC INLINE static inline
#elif defined ( __GNUC__ )
 #define __ASM
                        asm
                                     */
/*!< asm keyword for GNU Compiler</pre>
 #define INLINE inline
/*!< inline keyword for GNU Compiler</pre>
                                     */
 #define STATIC INLINE static inline
#elif defined ( __ICCARM___)
 #define ASM
                        asm
/*!< asm keyword for IAR Compiler</pre>
 #define INLINE inline
/*!< inline keyword for IAR Compiler. Only available in High optimization
 #define STATIC INLINE static inline
```

/** \page CMSIS MISRA Exceptions MISRA-C:2004 Compliance Exceptions

```
#elif defined ( __TMS470___)
  #define ASM
/*!< asm keyword for TI CCS Compiler</pre>
                                           */
 #define STATIC INLINE static inline
#elif defined ( _TASKING___ )
  #define ASM _____
/*!< asm keyword for TASKING Compiler</pre>
                                           */
  #define INLINE inline
/*!< inline keyword for TASKING Compiler
  #define __STATIC_INLINE static inline
#elif defined ( CSMC )
  #define __packed
                                                                       /*!<
  #define ASM
asm keyword for COSMIC Compiler
  #define INLINE inline
/*use -pc99 on compile line !< inline keyword for COSMIC Compiler */
 #define STATIC INLINE static inline
#endif
/** FPU USED indicates whether an FPU is used or not.
    For this, FPU PRESENT has to be checked prior to making use of FPU
specific registers and functions.
#if defined ( __CC_ARM )
   #if defined __TARGET_FPU_VFP
    #if ( FPU PRESENT == 1)
      #define __FPU_USED
    #else
     #warning "Compiler generates FPU instructions for a device without
an FPU (check __FPU_PRESENT)"
     #define __FPU_USED
    #endif
  #else
    #define __FPU_USED
  #endif
  lif defined ( __GNUC__ )
#if defined (__VFP_FP__) && !defined(__SOFTFP__)
#elif defined ( __GNUC__
    #if ( FPU PRESENT == 1)
      #define FPU USED
                              1
    #else
      #warning "Compiler generates FPU instructions for a device without
an FPU (check ___FPU_PRESENT)"
     #define ___FPU_USED
    #endif
  #else
    #define __FPU_USED
  #endif
#elif defined ( __ICCARM___ )
   #if defined __ARMVFP__
    #if ( FPU PRESENT == 1)
      #define __FPU USED
    #else
      #warning "Compiler generates FPU instructions for a device without
an FPU (check __FPU_PRESENT)"
      #define FPU USED
```

```
#endif
  #else
   #define __FPU_USED
  #endif
#elif defined ( TMS470 )
  #if defined \overline{\text{TI}} VFP SUPPORT
   #if ( FPU PRESENT == 1)
     #define __FPU_USED
   #else
     #warning "Compiler generates FPU instructions for a device without
an FPU (check __FPU_PRESENT)"
     #define ___FPU_USED
   #endif
  #else
   #define __FPU_USED
 #endif
#elif defined ( __TASKING__ )
 #if defined __FPU_VFP__
   #if ( FPU PRESENT == 1)
     #define FPU USED
   #else
     #error "Compiler generates FPU instructions for a device without an
FPU (check __FPU_PRESENT)"
    #define FPU USED
   #endif
  #else
   #define FPU USED
 #endif
#if ( FPU PRESENT == 1)
     #define ___FPU_USED
   #else
     #error "Compiler generates FPU instructions for a device without an
FPU (check __FPU_PRESENT)"
    #define __FPU_USED
                            0
   #endif
 #else
   #define FPU USED
 #endif
#endif
#include <stdint.h>
                                      /* standard types definitions
#include <core_cmInstr.h>
                                      /* Core Instruction Access
#include <core cmFunc.h>
                                      /* Core Function Access
                                      /* Compiler specific SIMD
#include <core cmSimd.h>
Intrinsics
#ifdef cplusplus
#endif
#endif /* __CORE_CM4_H_GENERIC */
```

```
#ifndef CMSIS GENERIC
#ifndef __CORE_CM4_H_DEPENDANT
#define CORE CM4 H DEPENDANT
#ifdef cplusplus
extern "C" {
#endif
/* check device defines and use defaults */
#if defined __CHECK_DEVICE_DEFINES
  #ifndef __CM4_REV
    #define __CM4_REV
                                    0x0000
    #warning " CM4 REV not defined in device header file; using
default!"
  #endif
  #ifndef FPU PRESENT
    #define FPU PRESENT
                                     0
    #warning "__FPU_PRESENT not defined in device header file; using
default!"
  #endif
  #ifndef MPU PRESENT
    #define __MPU PRESENT
    #warning "__MPU_PRESENT not defined in device header file; using
default!"
  #endif
  #ifndef NVIC PRIO BITS
    #define __NVIC_PRIO BITS
                                     4
    #warning "__NVIC_PRIO_BITS not defined in device header file; using
default!"
  #endif
  #ifndef ___Vendor_SysTickConfig
    #define ___Vendor_SysTickConfig 0
    #warning "__Vendor_SysTickConfig not defined in device header file;
using default!"
  #endif
#endif
/* IO definitions (access restrictions to peripheral registers) */
/**
    \defgroup CMSIS glob defs CMSIS Global Defines
    <strong>IO Type Qualifiers</strong> are used
    \li to specify the access to peripheral variables.
    \li for automatic generation of peripheral register debug
information.
* /
#ifdef cplusplus
 #define __I
                                        /*!< Defines 'read only'</pre>
                    volatile
permissions
#else
#define __I volatile const
permissions */
                                        /*!< Defines 'read only'</pre>
#endif
#define __O volatile
permissions */
                                        /*!< Defines 'write only'</pre>
```

```
#define __IO volatile
permissions */
                                  /*!< Defines 'read / write'</pre>
/*@} end of group Cortex M4 */
/************************
                Register Abstraction
 Core Register contain:
 - Core Register
 - Core NVIC Register
 - Core SCB Register
 - Core SysTick Register
 - Core Debug Register
 - Core MPU Register
 - Core FPU Register
*******************
/** \defgroup CMSIS core register Defines and Type Definitions
   \brief Type definitions and defines for Cortex-M processor based
* /
\brief Core Register type definitions.
 @ {
*/
/** \brief Union type to access the Application Program Status Register
(APSR).
*/
typedef union
 struct
 {
   uint32_t reserved0:16;
                                   /*!< bit: 0..15 Reserved
  uint32 t GE:4;
                                   /*!< bit: 16..19 Greater than
                   * /
or Equal flags
   uint32 t reserved1:7;
                                   /*!< bit: 20..26 Reserved
   uint32_t Q:1;
                                    /*!< bit: 27 Saturation
condition flag
                     * /
                                    /*!< bit:
   uint32 t V:1;
                                                28 Overflow
                     */
condition code flag
   uint32 t C:1;
                                    /*!< bit:
                                                29 Carry
condition code flag
                        * /
  uint32 t Z:1;
                                    /*!< bit:
                                                30 Zero condition
code flag
   uint32_t N:1;
                                    /*!< bit: 31 Negative
                     * /
condition code flag
 } b;
                                    /*!< Structure used for bit
                     * /
access
 uint32 t w;
                                    /*!< Type used for word
                     */
access
} APSR Type;
```

```
/* APSR Register Definitions */
#define APSR N Pos
                                             31
/*!< APSR: N Position */
#define APSR N Msk
                                            (1UL << APSR N Pos)
/*!< APSR: N Mask */</pre>
#define APSR Z Pos
                                            30
/*!< APSR: Z Position */
#define APSR Z Msk
                                            (1UL << APSR Z Pos)
/*!< APSR: Z Mask */
#define APSR C Pos
                                             29
/*!< APSR: C Position */</pre>
#define APSR C Msk
                                            (1UL << APSR C Pos)
/*!< APSR: C Mask */
#define APSR V Pos
                                             28
/*!< APSR: V Position */
#define APSR V Msk
                                            (1UL << APSR V Pos)
/*!< APSR: V Mask */
#define APSR Q Pos
                                            27
/*!< APSR: Q Position */</pre>
#define APSR Q Msk
                                            (1UL << APSR Q Pos)
/*!< APSR: Q Mask */</pre>
#define APSR GE Pos
                                            16
/*!< APSR: GE Position */</pre>
#define APSR GE Msk
                                            (0xFUL << APSR_GE_Pos)
/*!< APSR: GE Mask */
/** \brief Union type to access the Interrupt Program Status Register
(IPSR).
* /
typedef union
 struct
   uint32 t ISR:9;
                                         /*!< bit: 0.. 8 Exception
  uint32 t reserved0:23;
                                          /*!< bit: 9..31 Reserved
 } b;
                                          /*!< Structure used for bit
                         * /
access
                                         /*!< Type used for word
uint32_t w;
                         * /
access
} IPSR Type;
/* IPSR Register Definitions */
#define IPSR ISR Pos
/*!< IPSR: ISR Position */</pre>
#define IPSR_ISR_Msk
                                             (0x1FFUL /*<< IPSR ISR Pos*/)
/*!< IPSR: ISR Mask */
/** \brief Union type to access the Special-Purpose Program Status
Registers (xPSR).
* /
```

```
typedef union
 struct
   uint32 t ISR:9;
                                         /*!< bit: 0.. 8 Exception
number
                                          /*!< bit: 9..15 Reserved
  uint32 t reserved0:7;
                                         /*!< bit: 16..19 Greater than
   uint32 t GE:4;
or Equal flags
                      * /
   uint32 t _reserved1:4;
                                         /*!< bit: 20..23 Reserved
                                          /*!< bit: 24 Thumb bit
    uint32_t T:1;
(read 0)
   uint32_t IT:2;
                                          /*!< bit: 25..26 saved IT state
(read 0)
                                                      27 Saturation
   uint32 t Q:1;
                                          /*!< bit:
condition flag
                        * /
   uint32 t V:1;
                                          /*!< bit:
                                                        28 Overflow
                         */
condition code flag
   uint32 t C:1;
                                          /*!< bit:
                                                        29 Carry
                             * /
condition code flag
                                          /*!< bit:
                                                        30 Zero condition
   uint32 t Z:1;
code flag
   uint32_t N:1;
                                          /*!< bit: 31 Negative
                         * /
condition code flag
 } b;
                                          /*!< Structure used for bit
                        * /
access
 uint32 t w;
                                          /*!< Type used for word</pre>
                        */
access
} xPSR Type;
/* xPSR Register Definitions */
                                            31
#define xPSR N Pos
/*!< xPSR: N Position */</pre>
#define xPSR N Msk
                                            (1UL << xPSR N Pos)
/*!< xPSR: N Mask */
                                            30
#define xPSR_Z_Pos
/*!< xPSR: Z Position */</pre>
#define xPSR Z Msk
                                            (1UL << xPSR Z Pos)
/*!< xPSR: Z Mask */
                                            29
#define xPSR C Pos
/*!< xPSR: C Position */
#define xPSR_C_Msk
                                            (1UL << xPSR C Pos)
/*!< xPSR: C Mask */</pre>
#define xPSR V Pos
                                            28
/*!< xPSR: V Position */</pre>
#define xPSR V Msk
                                            (1UL << xPSR V Pos)
/*!< xPSR: V Mask */</pre>
#define xPSR_Q_Pos
                                            27
/*!< xPSR: Q Position */</pre>
#define xPSR Q Msk
                                            (1UL << xPSR Q Pos)
/*!< xPSR: Q Mask */
#define xPSR IT Pos
                                            25
/*!< xPSR: IT Position */</pre>
```

```
#define xPSR IT Msk
                                            (3UL << xPSR IT Pos)
/*!< xPSR: IT Mask */
#define xPSR_T_Pos
                                            24
/*!< xPSR: T Position */</pre>
#define xPSR T Msk
                                            (1UL << xPSR T Pos)
/*!< xPSR: T Mask */
#define xPSR GE Pos
                                            16
/*!< xPSR: GE Position */
#define xPSR GE Msk
                                            (0xFUL << xPSR GE Pos)
/*!< xPSR: GE Mask */
#define xPSR ISR Pos
                                             0
/*!< xPSR: ISR Position */</pre>
#define xPSR ISR Msk
                                            (0x1FFUL /*<< xPSR ISR Pos*/)
/*!< xPSR: ISR Mask */</pre>
/** \brief Union type to access the Control Registers (CONTROL).
typedef union
 struct
                                         /*!< bit: 0 Execution</pre>
   uint32 t nPRIV:1;
privilege in Thread mode */
                                          /*!< bit: 1 Stack to be</pre>
   uint32 t SPSEL:1;
                       */
used
                                         /*!< bit: 2 FP extension</pre>
   uint32 t FPCA:1;
active flag
  uint32 t reserved0:29;
                                         /*!< bit: 3..31 Reserved
                                         /*!< Structure used for bit
 } b;
                        * /
access
                                         /*!< Type used for word
 uint32 t w;
                        * /
access
} CONTROL_Type;
/* CONTROL Register Definitions */
#define CONTROL FPCA Pos
/*!< CONTROL: FPCA Position */</pre>
#define CONTROL FPCA Msk
                                           (1UL << CONTROL FPCA Pos)
/*! < CONTROL: FPCA Mask */
#define CONTROL_SPSEL_Pos
/*!< CONTROL: SPSEL Position */</pre>
#define CONTROL SPSEL Msk
                                           (1UL << CONTROL SPSEL Pos)
/*! < CONTROL: SPSEL Mask */
#define CONTROL nPRIV Pos
                                             0
/*!< CONTROL: nPRIV Position */</pre>
#define CONTROL nPRIV Msk
                                           (1UL /*<< CONTROL nPRIV Pos*/)
/*!< CONTROL: nPRIV Mask */</pre>
/*@} end of group CMSIS CORE */
/** \ingroup CMSIS core register
    \defgroup CMSIS NVIC Nested Vectored Interrupt Controller (NVIC)
```

```
Type definitions for the NVIC Registers
   \brief
 @ {
 */
/** \brief Structure type to access the Nested Vectored Interrupt
Controller (NVIC).
* /
typedef struct
  IO uint32 t ISER[8];
                                       /*!< Offset: 0x000 (R/W)
Interrupt Set Enable Register
      uint32_t RESERVED0[24];
   IO uint32 t ICER[8];
                                       /*!< Offset: 0x080 (R/W)
Interrupt Clear Enable Register
      uint32 t RSERVED1[24];
   IO uint32 t ISPR[8];
                                       /*!< Offset: 0x100 (R/W)
Interrupt Set Pending Register
     uint32 t RESERVED2[24];
   IO uint32 t ICPR[8];
                                       /*!< Offset: 0x180 (R/W)
                                      * /
Interrupt Clear Pending Register
      uint32 t RESERVED3[24];
   IO uint32 t IABR[8];
                                       /*!< Offset: 0x200 (R/W)
Interrupt Active bit Register
      uint32 t RESERVED4[56];
   IO uint8 t IP[240];
                                       /*!< Offset: 0x300 (R/W)
Interrupt Priority Register (8Bit wide) */
      uint32 t RESERVED5[644];
   O uint32 t STIR;
                                       /*!< Offset: 0xE00 ( /W)
Software Trigger Interrupt Register
} NVIC Type;
/* Software Triggered Interrupt Register Definitions */
#define NVIC STIR INTID Pos
/*! < STIR: INTLINESNUM Position */
#define NVIC STIR INTID Msk
                                         (0x1FFUL /*<<
                           /*!< STIR: INTLINESNUM Mask */</pre>
NVIC STIR INTID Pos*/)
/*@} end of group CMSIS NVIC */
/** \ingroup CMSIS core register
    \defgroup CMSIS SCB System Control Block (SCB)
    \brief Type definitions for the System Control Block Registers
 @ {
/** \brief Structure type to access the System Control Block (SCB).
typedef struct
  I uint32 t CPUID;
                                       /*! < Offset: 0x000 (R/) CPUID
                                              */
Base Register
  IO uint32 t ICSR;
                                       /*!< Offset: 0x004 (R/W)
Interrupt Control and State Register
                                                     * /
                                        /*!< Offset: 0x008 (R/W) Vector
   IO uint32 t VTOR;
Table Offset Register
                                             * /
                                       /*!< Offset: 0x00C (R/W)
 IO uint32 t AIRCR;
Application Interrupt and Reset Control Register */
 IO uint32 t SCR;
                                       /*!< Offset: 0x010 (R/W) System
                                              * /
Control Register
```

```
__IO uint32_t CCR;
                                       /*!< Offset: 0x014 (R/W)
Configuration Control Register
                                        /*! < Offset: 0x018 (R/W) System
  __IO uint8_t SHP[12];
Handlers Priority Registers (4-7, 8-11, 12-15) */
  IO uint32 t SHCSR;
                                        /*!< Offset: 0x024 (R/W) System
Handler Control and State Register
                                              * /
  IO uint32 t CFSR;
                                        /*! < Offset: 0x028 (R/W)
Configurable Fault Status Register
                                                     * /
  IO uint32 t HFSR;
                                        /*!< Offset: 0x02C (R/W)
HardFault Status Register
                                                     */
  IO uint32 t DFSR;
                                        /*!< Offset: 0x030 (R/W)
                                                                  Debug
Fault Status Register
                                               * /
  IO uint32 t MMFAR;
                                        /*!< Offset: 0x034 (R/W)
MemManage Fault Address Register
                                                     * /
  IO uint32 t BFAR;
                                       /*!< Offset: 0x038 (R/W)
BusFault Address Register
                                                     * /
                                       /*!< Offset: 0x03C (R/W)
  __IO uint32_t AFSR;
Auxiliary Fault Status Register
                                                     */
  I uint32 t PFR[2];
                                       /*!< Offset: 0x040 (R/)
Processor Feature Register
                                                     * /
  I uint32 t DFR;
                                        /*! < Offset: 0x048 (R/) Debug
Feature Register
                                               * /
 I uint32 t ADR;
                                       /*!< Offset: 0x04C (R/)
Auxiliary Feature Register
                                                     * /
  __I uint32_t MMFR[4];
                                       /*!< Offset: 0x050 (R/) Memory
Model Feature Register
 I uint32 t ISAR[5];
                                       /*!< Offset: 0x060 (R/)
Instruction Set Attributes Register
     uint32_t RESERVED0[5];
   IO uint32 t CPACR;
                                       /*!< Offset: 0x088 (R/W)
Coprocessor Access Control Register
} SCB Type;
/* SCB CPUID Register Definitions */
#define SCB CPUID IMPLEMENTER Pos
/*!< SCB CPUID: IMPLEMENTER Position */</pre>
#define SCB CPUID IMPLEMENTER Msk
                                          (0xFFUL <<
SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */</pre>
#define SCB CPUID VARIANT Pos
                                          20
/*!< SCB CPUID: VARIANT Position */</pre>
#define SCB CPUID VARIANT Msk
                                          (0xFUL <<
SCB CPUID VARIANT Pos)
                                    /*!< SCB CPUID: VARIANT Mask */</pre>
#define SCB CPUID ARCHITECTURE Pos
                                          16
/*!< SCB CPUID: ARCHITECTURE Position */</pre>
#define SCB CPUID ARCHITECTURE Msk
                                          (0xFUL <<
                                   /*! < SCB CPUID: ARCHITECTURE Mask */
SCB CPUID ARCHITECTURE Pos)
#define SCB CPUID PARTNO Pos
/*!< SCB CPUID: PARTNO Position */</pre>
#define SCB CPUID PARTNO Msk
                                          (0xFFFUL <<
                                /*! < SCB CPUID: PARTNO Mask */
SCB_CPUID_PARTNO_Pos)
#define SCB CPUID REVISION Pos
                                           0
/*! < SCB CPUID: REVISION Position */
#define SCB CPUID REVISION Msk
                                       (0xFUL /*<<
SCB CPUID REVISION Pos*/) /*!< SCB CPUID: REVISION Mask */
/* SCB Interrupt Control State Register Definitions */
```

```
#define SCB ICSR NMIPENDSET Pos
                                            31
/*!< SCB ICSR: NMIPENDSET Position */</pre>
/*! SCB ICSR: NMIPENDSET_Msk (1UL << /r>
#define SCB_ICSR_NMIPENDSET_Msk (1UL << /r>
/*! SCB_ICSR: NMIPENDSET_Mask */
                                             28
#define SCB ICSR PENDSVSET Pos
/*!< SCB ICSR: PENDSVSET Position */</pre>
#define SCB ICSR PENDSVSET Msk
                                             (1UL <<
                                         /*!< SCB ICSR: PENDSVSET Mask */</pre>
SCB ICSR PENDSVSET Pos)
                                             27
#define SCB ICSR PENDSVCLR Pos
/*!< SCB ICSR: PENDSVCLR Position */</pre>
                                             (1UL <<
#define SCB ICSR PENDSVCLR Msk
                                         /*!< SCB ICSR: PENDSVCLR Mask */</pre>
SCB ICSR PENDSVCLR Pos)
#define SCB ICSR PENDSTSET Pos
                                             26
/*!< SCB ICSR: PENDSTSET Position */</pre>
#define SCB ICSR PENDSTSET Msk
                                             (1UL <<
                                        /*!< SCB ICSR: PENDSTSET Mask */</pre>
SCB ICSR PENDSTSET Pos)
#define SCB ICSR PENDSTCLR Pos
                                             25
/*!< SCB ICSR: PENDSTCLR Position */</pre>
#define SCB ICSR PENDSTCLR Msk
                                             (1UL <<
                                        /*!< SCB ICSR: PENDSTCLR Mask */</pre>
SCB ICSR PENDSTCLR Pos)
#define SCB ICSR ISRPREEMPT Pos
                                             23
/*!< SCB ICSR: ISRPREEMPT Position */</pre>
#define SCB_ICSR_ISRPREEMPT_Msk
                                             (1UL <<
SCB ICSR ISRPREEMPT Pos)
                                        /*!< SCB ICSR: ISRPREEMPT Mask */</pre>
#define SCB ICSR ISRPENDING Pos
                                             22
/*!< SCB ICSR: ISRPENDING Position */</pre>
#define SCB_ICSR_ISRPENDING_Msk
                                             (1UL <<
SCB ICSR ISRPENDING Pos)
                                        /*!< SCB ICSR: ISRPENDING Mask */</pre>
#define SCB ICSR VECTPENDING Pos
/*!< SCB ICSR: VECTPENDING Position */</pre>
#define SCB_ICSR_VECTPENDING_Msk
                                            (0x1FFUL <<
SCB ICSR VECTPENDING Pos)
                              /*!< SCB ICSR: VECTPENDING Mask */</pre>
#define SCB ICSR RETTOBASE Pos
                                             11
/*!< SCB ICSR: RETTOBASE Position */</pre>
#define SCB ICSR RETTOBASE Msk
                                    (1UL << /r>
/*!< SCB ICSR: RETTOBASE Mask */
SCB ICSR RETTOBASE Pos)
#define SCB ICSR VECTACTIVE Pos
/*!< SCB ICSR: VECTACTIVE Position */</pre>
#define SCB_ICSR_VECTACTIVE_Msk
                                             (0x1FFUL /*<<
SCB ICSR VECTACTIVE Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */
/* SCB Vector Table Offset Register Definitions */
#define SCB VTOR TBLOFF Pos
/*! < SCB VTOR: TBLOFF Position */
#define SCB_VTOR_TBLOFF_Msk
                                             (0x1FFFFFFUL <<
                               /*! < SCB VTOR: TBLOFF Mask */
SCB VTOR TBLOFF Pos)
/* SCB Application Interrupt and Reset Control Register Definitions */
#define SCB AIRCR VECTKEY Pos
/*! < SCB AIRCR: VECTKEY Position */
```

```
#define SCB_AIRCR_VECTKEYSTAT_Pos
/*! < SCB AIRCR: VECTKEYSTAT Position */
#define SCB AIRCR VECTKEYSTAT Msk (0xFFFFUL <<
/*!< SCB AIRCR: ENDIANESS Position */
#define SCB AIRCR ENDIANESS Pos
                                    15
#define SCB AIRCR PRIGROUP Pos
                                     8
/*!< SCB AIRCR: PRIGROUP Position */
                                  (7UL <<
SCB_AIRCR_PRIGROUP_Pos)
#define SCB_AIRCR_SYSRESETREQ Pos
/*!< SCB AIRCR: SYSRESETREQ Position */</pre>
#define SCB_AIRCR_SYSRESETREQ_Msk (1UL <<
SCB_AIRCR_SYSRESETREQ_Pos)
                                /*!< SCB AIRCR: SYSRESETREQ Mask</pre>
#define SCB AIRCR VECTCLRACTIVE Pos
/*! < SCB AIRCR: VECTCLRACTIVE Position */
#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL <<</pre>
SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask
* /
#define SCB AIRCR VECTRESET Pos
                                      0
/*!< SCB AIRCR: VECTRESET Position */
#define SCB_AIRCR_VECTRESET_Msk (1UL /*<<
SCB_AIRCR_VECTRESET_Pos*/) /*!< SCB AIRCR: VECTRESET Mask */
/* SCB System Control Register Definitions */
#define SCB_SCR_SEVONPEND_Pos
/*!< SCB SCR: SEVONPEND Position */</pre>
#define SCB SCR SEVONPEND Msk
                                   (1UL << SCB SCR SEVONPEND Pos)
/*! < SCB SCR: SEVONPEND Mask */
#define SCB SCR SLEEPDEEP Pos
/*!< SCB SCR: SLEEPDEEP Position */</pre>
#define SCB SCR SLEEPDEEP Msk
                                  (1UL << SCB SCR SLEEPDEEP Pos)
/*! < SCB SCR: SLEEPDEEP Mask */
#define SCB SCR SLEEPONEXIT Pos
                                     1
/*! < SCB SCR: SLEEPONEXIT Position */
                                  (1UL <<
#define SCB SCR SLEEPONEXIT Msk
SCB SCR SLEEPONEXIT Pos)
                                /*! < SCB SCR: SLEEPONEXIT Mask */
/* SCB Configuration Control Register Definitions */
#define SCB CCR STKALIGN Pos
/*!< SCB CCR: STKALIGN Position */</pre>
                                   (1UL << SCB_CCR_STKALIGN Pos)
#define SCB_CCR_STKALIGN_Msk
/*! < SCB CCR: STKALIGN Mask */
#define SCB CCR BFHFNMIGN Pos
/*!< SCB CCR: BFHFNMIGN Position */</pre>
```

```
#define SCB CCR BFHFNMIGN Msk
                                        (1UL << SCB CCR BFHFNMIGN Pos)
/*! < SCB CCR: BFHFNMIGN Mask */
#define SCB_CCR_DIV_0_TRP_Pos
/*!< SCB CCR: DIV 0 TRP Position */</pre>
#define SCB CCR DIV 0 TRP Msk
                                        (1UL << SCB CCR DIV 0 TRP Pos)
/*! < SCB CCR: DIV 0 TRP Mask */
/*!< SCB CCR: UNALIGN_TRP Position */
#define SCB CCR UNALIGN TRP Pos
/*! SCB CCR: UNALIGN_INT 101
#define SCB_CCR_UNALIGN_TRP_Msk (1UL << /r>
/*! SCB CCR: UNALIGN_TRP Mask */
#define SCB CCR USERSETMPEND Pos
/*! < SCB CCR: USERSETMPEND Position */
#define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos) /*!< SCB_CCR: USERSETMPEND_Mask */
#define SCB CCR NONBASETHRDENA Pos
/*! < SCB CCR: NONBASETHRDENA Position */
#define SCB_CCR_NONBASETHRDENA_Msk (1UL /*<</pre>
SCB_CCR_NONBASETHRDENA_Pos*/) /*!< SCB_CCR: NONBASETHRDENA Mask */
/* SCB System Handler Control and State Register Definitions */
#define SCB SHCSR USGFAULTENA Pos 18
/*! < SCB SHCSR: USGFAULTENA Position */
#define SCB SHCSR BUSFAULTENA Pos
/*! < SCB SHCSR: BUSFAULTENA Position */
#define SCB_SHCSR_BUSFAULTENA_Msk (1UL <<
SCB_SHCSR_BUSFAULTENA_Pos) /*! < SCB_SHCSR: BUSFAULTENA Mask
                                        16
#define SCB SHCSR MEMFAULTENA Pos
/*!< SCB SHCSR: MEMFAULTENA Position */
#define SCB_SHCSR_MEMFAULTENA_Msk (1UL <<
SCB_SHCSR_MEMFAULTENA_Pos) /*!< SCB_SHCSR: MEMFAULTENA_Mask
#define SCB SHCSR SVCALLPENDED Pos
                                         15
/*! < SCB SHCSR: SVCALLPENDED Position */
#define SCB SHCSR BUSFAULTPENDED Pos 14
/*! < SCB SHCSR: BUSFAULTPENDED Position */
#define SCB_SHCSR_BUSFAULTPENDED_Msk (1UL <<</pre>
SCB_SHCSR_BUSFAULTPENDED_Pos) /*!< SCB_SHCSR: BUSFAULTPENDED
Mask */
#define SCB SHCSR MEMFAULTPENDED Pos
/*! < SCB SHCSR: MEMFAULTPENDED Position */
#define SCB_SHCSR_MEMFAULTPENDED_Msk (1UL <<</pre>
SCB_SHCSR_MEMFAULTPENDED_Pos) /*!< SCB_SHCSR: MEMFAULTPENDED
Mask */
```

```
#define SCB SHCSR USGFAULTPENDED Pos
/*! < SCB SHCSR: USGFAULTPENDED Position */
Mask */
#define SCB SHCSR SYSTICKACT Pos
                                  11
/*!< SCB SHCSR: SYSTICKACT Position */
SCB SHCSR SYSTICKACT_Pos)
#define SCB SHCSR PENDSVACT Pos
                                   10
/*!< SCB SHCSR: PENDSVACT Position */</pre>
#define SCB_SHCSR_PENDSVACT_Msk
                                  (1UL <<
                              /*! < SCB SHCSR: PENDSVACT Mask */
SCB SHCSR PENDSVACT Pos)
#define SCB SHCSR MONITORACT Pos
/*! < SCB SHCSR: MONITORACT Position */
#define SCB SHCSR MONITORACT_Msk
                                  (1UL <<
                               /*!< SCB SHCSR: MONITORACT Mask */</pre>
SCB SHCSR MONITORACT Pos)
#define SCB SHCSR SVCALLACT Pos
/*!< SCB SHCSR: SVCALLACT Position */
/*! SCB SHCSR: SVCALLACT_Msk (1UL << /r>
#define SCB_SHCSR_SVCALLACT_Msk (1UL << /r>
/*! SCB SHCSR: SVCALLACT Mask */
#define SCB SHCSR USGFAULTACT Pos
/*!< SCB SHCSR: USGFAULTACT Position */</pre>
#define SCB SHCSR BUSFAULTACT Pos
/*!< SCB SHCSR: BUSFAULTACT Position */
#define SCB_SHCSR_BUSFAULTACT_Msk (1UL <<
SCB_SHCSR_BUSFAULTACT_Pos) /*!< SCB_SHCSR: BUSFAULTACT_Mask
*/</pre>
#define SCB SHCSR MEMFAULTACT Pos
/*! < SCB SHCSR: MEMFAULTACT Position */
/* SCB Configurable Fault Status Registers Definitions */
#define SCB_CFSR_USGFAULTSR_Pos
/*!< SCB CFSR: Usage Fault Status Register Position */</pre>
Register Mask */
#define SCB_CFSR_BUSFAULTSR_Pos
/*! < SCB CFSR: Bus Fault Status Register Position */
Register Mask */
#define SCB_CFSR_MEMFAULTSR Pos
                                   0
/*! < SCB CFSR: Memory Manage Fault Status Register Position */
```

```
Status Register Mask */
/* SCB Hard Fault Status Registers Definitions */
#define SCB HFSR DEBUGEVT Pos
/*!< SCB HFSR: DEBUGEVT Position */
#define SCB HFSR DEBUGEVT Msk
                                         (1UL << SCB HFSR DEBUGEVT Pos)
/*! < SCB HFSR: DEBUGEVT Mask */
#define SCB HFSR FORCED Pos
                                          30
/*!< SCB HFSR: FORCED Position */</pre>
#define SCB HFSR FORCED Msk
                                         (1UL << SCB HFSR FORCED Pos)
/*!< SCB HFSR: FORCED Mask */</pre>
#define SCB HFSR VECTTBL Pos
                                           1
/*!< SCB HFSR: VECTTBL Position */</pre>
#define SCB HFSR VECTTBL Msk
                                          (1UL << SCB HFSR VECTTBL Pos)
/*! < SCB HFSR: VECTTBL Mask */
/* SCB Debug Fault Status Register Definitions */
#define SCB DFSR EXTERNAL Pos
/*!< SCB DFSR: EXTERNAL Position */</pre>
#define SCB DFSR EXTERNAL Msk
                                         (1UL << SCB DFSR EXTERNAL Pos)
/*!< SCB DFSR: EXTERNAL Mask */</pre>
#define SCB DFSR VCATCH Pos
                                           3
/*!< SCB DFSR: VCATCH Position */</pre>
#define SCB DFSR VCATCH Msk
                                         (1UL << SCB DFSR VCATCH Pos)
/*! < SCB DFSR: VCATCH Mask */
#define SCB DFSR DWTTRAP Pos
                                           2
/*! < SCB DFSR: DWTTRAP Position */
#define SCB DFSR DWTTRAP Msk
                                          (1UL << SCB DFSR DWTTRAP Pos)
/*!< SCB DFSR: DWTTRAP Mask */</pre>
#define SCB DFSR BKPT Pos
/*!< SCB DFSR: BKPT Position */</pre>
#define SCB DFSR BKPT Msk
                                          (1UL << SCB DFSR BKPT Pos)
/*! < SCB DFSR: BKPT Mask */
#define SCB DFSR HALTED Pos
                                           0
/*!< SCB DFSR: HALTED Position */</pre>
#define SCB_DFSR_HALTED_Msk
                                          (1UL /*<<
                                   /*! < SCB DFSR: HALTED Mask */
SCB DFSR HALTED Pos*/)
/*@} end of group CMSIS SCB */
/** \ingroup CMSIS core register
    \defgroup CMSIS SCnSCB System Controls not in SCB (SCnSCB)
    \brief Type definitions for the System Control and ID Register
not in the SCB
 @ {
 */
/** \brief Structure type to access the System Control and ID Register
not in the SCB.
 * /
typedef struct
```

```
{
      uint32 t RESERVED0[1];
  I uint32_t ICTR;
                                       /*!< Offset: 0x004 (R/)
Interrupt Controller Type Register
                                       /*!< Offset: 0x008 (R/W)
  IO uint32 t ACTLR;
Auxiliary Control Register
} SCnSCB Type;
/* Interrupt Controller Type Register Definitions */
#define SCnSCB ICTR INTLINESNUM Pos 0
/*!< ICTR: INTLINESNUM Position */
#define SCnSCB_ICTR_INTLINESNUM_Msk (0xFUL /*<<
SCnSCB ICTR INTLINESNUM Pos*/) /*!< ICTR: INTLINESNUM Mask */
/* Auxiliary Control Register Definitions */
#define SCnSCB ACTLR DISOOFP Pos
/*!< ACTLR: DISOOFP Position */</pre>
#define SCnSCB ACTLR DISOOFP Msk
                                         (1UL <<
                                 /*!< ACTLR: DISOOFP Mask */
SCnSCB ACTLR DISOOFP Pos)
#define SCnSCB ACTLR DISFPCA Pos
/*!< ACTLR: DISFPCA Position */</pre>
#define SCnSCB ACTLR DISFPCA Msk
                                         (1UL <<
                                 /*!< ACTLR: DISFPCA Mask */
SCnSCB ACTLR DISFPCA Pos)
#define SCnSCB ACTLR DISFOLD Pos
/*!< ACTLR: DISFOLD Position */</pre>
#define SCnSCB ACTLR DISFOLD Msk
                                         (1UL <<
SCnSCB ACTLR DISFOLD Pos)
                                   /*!< ACTLR: DISFOLD Mask */</pre>
#define SCnSCB ACTLR DISDEFWBUF Pos
/*!< ACTLR: DISDEFWBUF Position */
#define SCnSCB_ACTLR_DISDEFWBUF Msk (1UL <<
SCnSCB_ACTLR_DISDEFWBUF_Pos) /*!< ACTLR: DISDEFWBUF Mask */
#define SCnSCB ACTLR DISMCYCINT Pos
/*!< ACTLR: DISMCYCINT Position */</pre>
#define SCnSCB_ACTLR_DISMCYCINT Msk (1UL /*<</pre>
SCnSCB_ACTLR_DISMCYCINT_Pos*/) /*!< ACTLR: DISMCYCINT Mask */
/*@} end of group CMSIS SCnotSCB */
/** \ingroup CMSIS_core_register
    \defgroup CMSIS SysTick System Tick Timer (SysTick)
   \brief Type definitions for the System Timer Registers.
 @ {
*/
/** \brief Structure type to access the System Timer (SysTick).
* /
typedef struct
   IO uint32 t CTRL;
                                        /*!< Offset: 0x000 (R/W)
SysTick Control and Status Register */
 IO uint32 t LOAD;
                                       /*! < Offset: 0x004 (R/W)
SysTick Reload Value Register */
 IO uint32 t VAL;
                                       /*!< Offset: 0x008 (R/W)
SysTick Current Value Register */
```

```
_______/*!< Offset: 0x00C (R/)
SysTick Calibration Register */
} SysTick Type:
} SysTick_Type;
/* SysTick Control / Status Register Definitions */
#define SysTick CTRL COUNTFLAG Pos
/*!< SysTick CTRL: COUNTFLAG Position */</pre>
#define SysTick CTRL COUNTFLAG Msk
                                            (1UL <<
                                        /*! < SysTick CTRL: COUNTFLAG Mask
SysTick CTRL COUNTFLAG Pos)
#define SysTick CTRL CLKSOURCE Pos
/*!< SysTick CTRL: CLKSOURCE Position */</pre>
#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick CTRL CLKSOURCE Pos) /*!< SysTick CTRL: CLKSOURCE Mask
* /
/*!< SysTick CTRL: TICKINI FOSTOTE #define SysTick_CTRL_TICKINT_Msk (1UL << /r>
#### (1UL << /r>
#### /*!< SysTick CTRL: TICKINT Mask */
#define SysTick CTRL ENABLE Pos
/*!< SysTick CTRL: ENABLE Position */
                                            (1UL /*<<
#define SysTick CTRL ENABLE Msk
                                       /*!< SysTick CTRL: ENABLE Mask */</pre>
SysTick CTRL ENABLE Pos*/)
/* SysTick Reload Register Definitions */
#define SysTick LOAD RELOAD Pos
/*! < SysTick LOAD: RELOAD Position */
#define SysTick_LOAD_RELOAD_Msk
                                             (0xFFFFFFUL /*<<
SysTick LOAD RELOAD Pos*/) /*!< SysTick LOAD: RELOAD Mask */
/* SysTick Current Register Definitions */
#define SysTick VAL CURRENT Pos
/*!< SysTick VAL: CURRENT Position */</pre>
#define SysTick_VAL_CURRENT_Msk
                                             (0xffffffful /*<<
SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */
/* SysTick Calibration Register Definitions */
#define SysTick CALIB NOREF Pos
/*!< SysTick CALIB: NOREF Msk (1UL << /r>
#define SysTick_CALIB_NOREF_Msk (1UL << /r>
/*!< SysTick CALIB: NOREF Mask */
/*!< SysTick CALIB: NOREF Position */
#define SysTick_CALIB_SKEW_Pos
                                             30
/*!< SysTick CALIB: SKEW Position */</pre>
#define SysTick_CALIB_SKEW_Msk
                                             (1UL <<
                                        /*!< SysTick CALIB: SKEW Mask */</pre>
SysTick CALIB SKEW Pos)
#define SysTick CALIB TENMS Pos
/*!< SysTick CALIB: TENMS Position */
#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<</pre>
SysTick_CALIB_TENMS_Pos*/) - /*!< SysTick CALIB: TENMS Mask */
/*@} end of group CMSIS SysTick */
/** \ingroup CMSIS core register
    \defgroup CMSIS ITM Instrumentation Trace Macrocell (ITM)
```

```
\brief
               Type definitions for the Instrumentation Trace Macrocell
(ITM)
 @ {
 */
/** \brief Structure type to access the Instrumentation Trace Macrocell
Register (ITM).
typedef struct
   O union
     O uint8 t
                                          /*!< Offset: 0x000 ( /W)
                  u8;
                                                                     ТТМ
Stimulus Port 8-bit
                                          /*! < Offset: 0x000 ( /W)
   0 uint16 t u16;
                                                                     ITM
Stimulus Port 16-bit
     O uint32 t u32;
                                          /*! < Offset: 0x000 ( /W)
                                                                     ITM
Stimulus Port 32-bit
 } PORT [32];
                                          /*!< Offset: 0x000 ( /W)
                                                                     ITM
Stimulus Port Registers
      uint32 t RESERVED0[864];
   IO uint32_t TER;
                                          /*! < Offset: 0xE00 (R/W)
                                                                     ТТМ
Trace Enable Register
      uint32 t RESERVED1[15];
  IO uint32 t TPR;
                                          /*! < Offset: 0xE40 (R/W)
                                                                     ITM
Trace Privilege Register
       uint32 t RESERVED2[15];
   IO uint32 t TCR;
                                          /*!< Offset: 0xE80 (R/W)</pre>
                                                                     ITM
Trace Control Register
      uint32 t RESERVED3[29];
   O uint32 t IWR;
                                          /*!< Offset: 0xEF8 ( /W)</pre>
                                                                     ITM
Integration Write Register
   I uint32 t IRR;
                                          /*!< Offset: 0xEFC (R/ )</pre>
                                                                     ITM
Integration Read Register
  IO uint32 t IMCR;
                                          /*! < Offset: 0xF00 (R/W)
                                                                     ТТМ
Integration Mode Control Register
      uint32_t RESERVED4[43];
   _O uint32_t LAR;
                                          /*! < Offset: 0xFB0 ( /W)
                                                                     ITM
Lock Access Register
  I uint32 t LSR;
                                          /*! < Offset: 0xFB4 (R/)
                                                                     ITM
Lock Status Register
      uint32 t RESERVED5[6];
   I uint32 t PID4;
                                          /*!< Offset: 0xFD0 (R/ )</pre>
                                                                     ТТМ
Peripheral Identification Register #4 */
  I uint32 t PID5;
                                          /*! < Offset: 0xFD4 (R/)
                                                                     ITM
Peripheral Identification Register #5 */
  I uint32 t PID6;
                                          /*! < Offset: 0xFD8 (R/)
                                                                     ITM
Peripheral Identification Register #6 */
  I uint32 t PID7;
                                          /*!< Offset: 0xFDC (R/ )</pre>
                                                                     ITM
Peripheral Identification Register #7 */
  I uint32 t PID0;
                                          /*!< Offset: 0xFE0 (R/ )</pre>
                                                                     ITM
Peripheral Identification Register #0 */
  I uint32 t PID1;
                                          /*! < Offset: 0xFE4 (R/)
                                                                     ITM
Peripheral Identification Register #1 */
   I uint32 t PID2;
                                          /*!< Offset: 0xFE8 (R/ )</pre>
                                                                     ТТМ
Peripheral Identification Register #2 */
                                          /*!< Offset: 0xFEC (R/ )</pre>
 I uint32 t PID3;
                                                                     ITM
Peripheral Identification Register #3 */
  I uint32 t CID0;
                                          /*!< Offset: 0xFF0 (R/ )</pre>
Component Identification Register #0 */
```

```
I uint32 t CID1;
                                   /*!< Offset: 0xFF4 (R/ ) ITM</pre>
Component Identification Register #1 */
I uint32 t CID2;
                                    /*!< Offset: 0xFF8 (R/ ) ITM</pre>
Component Identification Register #2 */
                                    /*!< Offset: 0xFFC (R/ ) ITM</pre>
 I uint32 t CID3;
Component Identification Register #3 */
} ITM Type;
/* ITM Trace Privilege Register Definitions */
#define ITM TPR PRIVMASK Pos
                                       \cap
/*! < ITM TPR: PRIVMASK Position */
/* ITM Trace Control Register Definitions */
#define ITM TCR BUSY Pos
/*!< ITM TCR: BUSY Position */</pre>
#define ITM TCR BUSY Msk
                                     (1UL << ITM TCR BUSY Pos)
/*!< ITM TCR: BUSY Mask */
#define ITM TCR TraceBusID Pos
                                     16
#define ITM TCR GTSFREQ Pos
                                     10
/*!< ITM TCR: Global timestamp frequency Position */</pre>
#define ITM TCR GTSFREQ Msk (3UL << ITM TCR GTSFREQ Pos)
/*! < ITM TCR: Global timestamp frequency Mask */
#define ITM TCR TSPrescale Pos
/*!< ITM TCR: TSPrescale Position */
#define ITM_TCR_TSPrescale_Msk
                                (3UL <<
/*!< ITM TCR: TSPrescale Mask */</pre>
ITM TCR TSPrescale Pos)
#define ITM TCR SWOENA Pos
/*!< ITM TCR: SWOENA Position */</pre>
#define ITM_TCR_SWOENA_Msk
                                    (1UL << ITM_TCR_SWOENA_Pos)
/*!< ITM TCR: SWOENA Mask */</pre>
#define ITM TCR DWTENA Pos
                                      3
/*!< ITM TCR: DWTENA Position */</pre>
#define ITM TCR DWTENA Msk
                                   (1UL << ITM TCR DWTENA Pos)
/*! < ITM TCR: DWTENA Mask */
#define ITM_TCR_SYNCENA_Pos
/*! < ITM TCR: SYNCENA Position */
#define ITM TCR SYNCENA Msk
                                     (1UL << ITM TCR SYNCENA Pos)
/*!< ITM TCR: SYNCENA Mask */
#define ITM TCR TSENA Pos
/*!< ITM TCR: TSENA Position */
#define ITM TCR TSENA Msk
                                    (1UL << ITM TCR TSENA Pos)
/*! < ITM TCR: TSENA Mask */
#define ITM TCR ITMENA Pos
                                      0
/*!< ITM TCR: ITM Enable bit Position */</pre>
```

```
/* ITM Integration Write Register Definitions */
#define ITM IWR ATVALIDM Pos
/*!< ITM IWR: ATVALIDM Position */</pre>
#define ITM_IWR_ATVALIDM_Msk
                                          (1UL /*<<
ITM IWR ATVALIDM Pos*/)
                                    /*!< ITM IWR: ATVALIDM Mask */</pre>
/* ITM Integration Read Register Definitions */
#define ITM IRR ATREADYM Pos
/*!< ITM IRR: ATREADYM Position */
#define ITM_IRR_ATREADYM_Msk
                                          (1UL /*<<
ITM IRR ATREADYM Pos*/)
                                   /*!< ITM IRR: ATREADYM Mask */</pre>
/* ITM Integration Mode Control Register Definitions */
#define ITM IMCR INTEGRATION Pos 0
/*!< ITM IMCR: INTEGRATION Position */</pre>
#define ITM_IMCR_INTEGRATION_Msk (1UL /*<<
                                   /*!< ITM IMCR: INTEGRATION Mask */</pre>
ITM IMCR INTEGRATION Pos*/)
/* ITM Lock Status Register Definitions */
#define ITM LSR ByteAcc Pos
/*!< ITM LSR: ByteAcc Position */</pre>
#define ITM LSR ByteAcc Msk
                                          (1UL << ITM LSR ByteAcc Pos)
/*!< ITM LSR: ByteAcc Mask */</pre>
#define ITM LSR Access Pos
/*!< ITM LSR: Access Position */</pre>
#define ITM LSR Access Msk
                                        (1UL << ITM LSR Access Pos)
/*!< ITM LSR: Access Mask */</pre>
#define ITM LSR Present Pos
                                           0
/*!< ITM LSR: Present Position */
#define ITM LSR Present Msk
                                          (1UL /*<<
ITM LSR Present Pos*/)
                                    /*!< ITM LSR: Present Mask */</pre>
/*@}*/ /* end of group CMSIS ITM */
/** \ingroup CMSIS_core_register
   \defgroup CMSIS DWT Data Watchpoint and Trace (DWT)
    \brief Type definitions for the Data Watchpoint and Trace (DWT)
  @ {
 */
/** \brief Structure type to access the Data Watchpoint and Trace
Register (DWT).
* /
typedef struct
   IO uint32 t CTRL;
                                         /*!< Offset: 0x000 (R/W)
Control Register
  IO uint32 t CYCCNT;
                                         /*!< Offset: 0x004 (R/W) Cycle
Count Register
 IO uint32 t CPICNT;
                                         /*!< Offset: 0x008 (R/W)
Count Register
  IO uint32 t EXCCNT;
                                        /*! < Offset: 0x00C (R/W)
Exception Overhead Count Register
 IO uint32 t SLEEPCNT;
                                        /*!< Offset: 0x010 (R/W) Sleep
Count Register
  IO uint32 t LSUCNT;
                                        /*! Offset: 0x014 (R/W) LSU
Count Register
```

```
/*!< Offset: 0x018 (R/W)
  __IO uint32_t FOLDCNT;
                                         */
Folded-instruction Count Register
  __I uint32_t PCSR;
                                         /*!< Offset: 0x01C (R/ )
Program Counter Sample Register
  IO uint32 t COMP0;
                                         /*!< Offset: 0x020 (R/W)
                                         * /
Comparator Register 0
                                         /*! < Offset: 0x024 (R/W)
 IO uint32 t MASK0;
                                                                  Mask
Register 0
  IO uint32 t FUNCTION0;
                                         /*!< Offset: 0x028 (R/W)
Function Register 0
    uint32_t RESERVED0[1];
                                         /*!< Offset: 0x030 (R/W)
   _IO uint32_t COMP1;
Comparator Register 1
 IO uint32 t MASK1;
                                         /*! < Offset: 0x034 (R/W) Mask
Register 1
  __IO uint32_t FUNCTION1;
                                         /*! < Offset: 0x038 (R/W)
Function Register 1
    uint32 t RESERVED1[1];
  IO uint32 t COMP2;
                                         /*!< Offset: 0x040 (R/W)
Comparator Register 2
  IO uint32 t MASK2;
                                         /*! < Offset: 0x044 (R/W) Mask
Register 2
 IO uint32 t FUNCTION2;
                                         /*! < Offset: 0x048 (R/W)
Function Register 2
     uint32_t RESERVED2[1];
  IO uint32 t COMP3;
                                         /*!< Offset: 0x050 (R/W)
                                         */
Comparator Register 3
IO uint32 t MASK3;
                                         /*! < Offset: 0x054 (R/W) Mask
Register 3
  IO uint32 t FUNCTION3;
                                         /*!< Offset: 0x058 (R/W)
Function Register 3
} DWT Type;
/* DWT Control Register Definitions */
#define DWT CTRL NUMCOMP Pos
                                           28
/*!< DWT CTRL: NUMCOMP Position */</pre>
#define DWT CTRL NUMCOMP Msk
                                          (0xFUL <<
DWT_CTRL_NUMCOMP_Pos)
                                /*! < DWT CTRL: NUMCOMP Mask */
#define DWT CTRL NOTRCPKT Pos
                                           27
/*!< DWT CTRL: NOTRCPKT Position */</pre>
#define DWT CTRL NOTRCPKT Msk
                                       (0x1UL <<
DWT_CTRL_NOTRCPKT Pos)
                                 /*! < DWT CTRL: NOTRCPKT Mask */
#define DWT CTRL NOEXTTRIG Pos
                                           26
/*!< DWT CTRL: NOEXTTRIG Position */</pre>
#define DWT CTRL NOEXTTRIG Msk
                                          (0x1UL <<
                                 /*! < DWT CTRL: NOEXTTRIG Mask */
DWT CTRL NOEXTTRIG Pos)
#define DWT CTRL NOCYCCNT Pos
                                           25
/*!< DWT CTRL: NOCYCCNT Position */</pre>
#define DWT_CTRL_NOCYCCNT_Msk (UXIUL \\
--- NOCYCCNT_Pos) /*!< DWT_CTRL: NOCYCCNT_Mask */
#define DWT CTRL NOPRFCNT Pos
                                           24
/*!< DWT CTRL: NOPRFCNT Position */</pre>
#define DWT CTRL NOPRFCNT Msk
                                          (0x1UL <<
                                /*! < DWT CTRL: NOPRFCNT Mask */
DWT CTRL NOPRFCNT Pos)
```

```
#define DWT CTRL CYCEVTENA Pos
                                        22
/*!< DWT CTRL: CYCEVTENA Position */
#define DWT_CTRL_CYCEVTENA_Msk (0x1UL <<
PWT_CTRL_CYCEVTENA Pos) /*!< DWT_CTRL: CYCEVTENA Mask */
#define DWT CTRL FOLDEVTENA Pos
                                         21
/*!< DWT CTRL: FOLDEVTENA Position */</pre>
#define DWT CTRL FOLDEVTENA Msk
                                        (0x1UL <<
                          /*!< DWT CTRL: FOLDEVTENA Mask */
DWT CTRL FOLDEVTENA Pos)
#define DWT CTRL LSUEVTENA Pos
                                         20
/*!< DWT CTRL: LSUEVTENA Position */</pre>
#define DWT CTRL_LSUEVTENA_Msk
                                         (0x1UL <<
                                /*! < DWT CTRL: LSUEVTENA Mask */
DWT CTRL LSUEVTENA Pos)
#define DWT CTRL SLEEPEVTENA Pos
/*!< DWT CTRL: SLEEPEVTENA Position */
#define DWT CTRL SLEEPEVTENA Msk
                                         (0x1UL <<
DWT_CTRL_SLEEPEVTENA_Pos) /*!< DWT CTRL: SLEEPEVTENA Mask */
#define DWT CTRL EXCEVTENA Pos
                                         18
/*!< DWT CTRL: EXCEVTENA Position */</pre>
                                         (0x1UL <<
#define DWT CTRL EXCEVTENA Msk
                                /*! < DWT CTRL: EXCEVTENA Mask */
DWT CTRL EXCEVTENA Pos)
#define DWT CTRL CPIEVTENA Pos
                                         17
/*!< DWT CTRL: CPIEVTENA Position */</pre>
#define DWT CTRL EXCTRCENA Pos
                                        16
/*!< DWT CTRL: EXCTRCENA Position */</pre>
#define DWT_CTRL_EXCTRCENA_Msk (0x1UL <<
DWT_CTRL_EXCTRCENA_Pos) /*!< DWT_CTRL: EXCTRCENA_Mask */
#define DWT CTRL PCSAMPLENA Pos
                                         12
/*!< DWT CTRL: PCSAMPLENA Position */</pre>
#define DWT_CTRL_PCSAMPLENA_Msk
                                         (0x1UL <<
DWT CTRL PCSAMPLENA Pos) /*!< DWT CTRL: PCSAMPLENA Mask */
#define DWT CTRL SYNCTAP Pos
                                         10
/*!< DWT CTRL: SYNCTAP Position */</pre>
#define DWT CTRL SYNCTAP Msk
                                         (0x3UL <<
                        /*!< DWT CTRL: SYNCTAP Mask */
DWT CTRL SYNCTAP Pos)
#define DWT CTRL CYCTAP Pos
/*!< DWT CTRL: CYCTAP Position */</pre>
#define DWT CTRL CYCTAP Msk
                                         (0x1UL << DWT CTRL CYCTAP Pos)
/*!< DWT CTRL: CYCTAP Mask */</pre>
#define DWT CTRL POSTINIT Pos
/*!< DWT CTRL: POSTINIT Position */</pre>
#define DWT CTRL POSTINIT Msk
                                         (0xFUL <<
                                /*!< DWT CTRL: POSTINIT Mask */</pre>
DWT CTRL POSTINIT Pos)
#define DWT CTRL POSTPRESET Pos
/*!< DWT CTRL: POSTPRESET Position */</pre>
```

```
#define DWT CTRL CYCCNTENA Pos
/*!< DWT CTRL: CYCCNTENA Position */</pre>
#define DWT CTRL CYCCNTENA Msk
                                        (0x1UL /*<<
DWT CTRL CYCCNTENA Pos*/)
                            /*! < DWT CTRL: CYCCNTENA Mask */
/* DWT CPI Count Register Definitions */
#define DWT CPICNT CPICNT Pos
/*!< DWT CPICNT: CPICNT Position */</pre>
#define DWT CPICNT CPICNT Msk
                                        (0xFFUL /*<<
DWT CPICNT CPICNT Pos*/) /*!< DWT CPICNT: CPICNT Mask */
/* DWT Exception Overhead Count Register Definitions */
#define DWT EXCCNT EXCCNT Pos
/*!< DWT EXCCNT: EXCCNT Position */</pre>
#define DWT EXCCNT EXCCNT_Msk
                                        (0xFFUL /*<<
                         /*! < DWT EXCCNT: EXCCNT Mask */
DWT EXCCNT EXCCNT Pos*/)
/* DWT Sleep Count Register Definitions */
#define DWT SLEEPCNT SLEEPCNT Pos
/*!< DWT SLEEPCNT: SLEEPCNT Position */</pre>
#define DWT SLEEPCNT SLEEPCNT Msk
                                       (0xFFUL /*<<
DWT SLEEPCNT SLEEPCNT Pos*/) /*!< DWT SLEEPCNT: SLEEPCNT Mask */
/* DWT LSU Count Register Definitions */
#define DWT LSUCNT LSUCNT Pos
/*! < DWT LSUCNT: LSUCNT Position */
#define DWT LSUCNT LSUCNT Msk
                                        (0xFFUL /*<<
/* DWT Folded-instruction Count Register Definitions */
#define DWT FOLDCNT FOLDCNT Pos
/*!< DWT FOLDCNT: FOLDCNT Position */</pre>
#define DWT_FOLDCNT_FOLDCNT_Msk
                                        (0xFFUL /*<<
DWT FOLDCNT FOLDCNT Pos*/) /*!< DWT FOLDCNT: FOLDCNT Mask */
/* DWT Comparator Mask Register Definitions */
#define DWT MASK MASK Pos
/*!< DWT MASK: MASK Position */
/* DWT Comparator Function Register Definitions */
#define DWT FUNCTION MATCHED Pos
/*!< DWT FUNCTION: MATCHED Position */</pre>
#define DWT FUNCTION MATCHED Msk
                                        (0x1UL <<
DWT_FUNCTION_MATCHED Pos) /*!< DWT FUNCTION: MATCHED Mask */
#define DWT FUNCTION DATAVADDR1 Pos
                                        16
/*!< DWT FUNCTION: DATAVADDR1 Position */</pre>
#define DWT FUNCTION DATAVADDR1 Msk (0xFUL <<
DWT_FUNCTION_DATAVADDR1_Pos) /*!< DWT FUNCTION: DATAVADDR1 Mask */</pre>
#define DWT FUNCTION DATAVADDRO Pos
                                        12
/*!< DWT FUNCTION: DATAVADDRO Position */
#define DWT FUNCTION DATAVADDRO Msk (0xFUL <<
DWT FUNCTION DATAVADDRO Pos) /*!< DWT FUNCTION: DATAVADDRO Mask */
#define DWT FUNCTION DATAVSIZE Pos
/*!< DWT FUNCTION: DATAVSIZE Position */</pre>
```

```
#define DWT FUNCTION DATAVSIZE Msk (0x3UL <<</pre>
DWT_FUNCTION_DATAVSIZE_Pos) /*!< DWT_FUNCTION: DATAVSIZE Mask */
#define DWT FUNCTION LNK1ENA Pos
/*!< DWT FUNCTION: LNK1ENA Position */</pre>
#define DWT FUNCTION LNK1ENA Msk (0x1UL <<
DWT FUNCTION LNK1ENA Pos) /*! < DWT FUNCTION: LNK1ENA Mask */
#define DWT FUNCTION DATAVMATCH Pos
/*! < DWT FUNCTION: DATAVMATCH Position */
#define DWT FUNCTION DATAVMATCH Msk (0x1UL <<
DWT FUNCTION DATAVMATCH Pos) /*!< DWT FUNCTION: DATAVMATCH Mask */
#define DWT FUNCTION CYCMATCH Pos
/*!< DWT FUNCTION: CYCMATCH Position */</pre>
#define DWT_FUNCTION_CYCMATCH_Msk (0x1UL <<</pre>
                           /*!< DWT FUNCTION: CYCMATCH Mask */</pre>
DWT_FUNCTION_CYCMATCH_Pos)
#define DWT FUNCTION EMITRANGE Pos
/*!< DWT FUNCTION: EMITRANGE Position */</pre>
#define DWT FUNCTION EMITRANGE Msk (0x1UL <<
DWT FUNCTION EMITRANGE Pos) /*!< DWT FUNCTION: EMITRANGE Mask */
#define DWT FUNCTION FUNCTION Pos
/*!< DWT FUNCTION: FUNCTION Position */</pre>
#define DWT FUNCTION FUNCTION Msk (0xFUL /*<<
DWT FUNCTION FUNCTION Pos*/) /*!< DWT FUNCTION: FUNCTION Mask */
/*@}*/ /* end of group CMSIS DWT */
/** \ingroup CMSIS core register
   \defgroup CMSIS TPI Trace Port Interface (TPI)
   \brief Type definitions for the Trace Port Interface (TPI)
 @ {
 */
/** \brief Structure type to access the Trace Port Interface Register
(TPI).
*/
typedef struct
  IO uint32 t SSPSR;
                                       /*!< Offset: 0x000 (R/)
Supported Parallel Port Size Register
                                       * /
  IO uint32 t CSPSR;
                                        /*!< Offset: 0x004 (R/W)
Current Parallel Port Size Register */
      uint32_t RESERVED0[2];
   IO uint32 t ACPR;
                                       /*!< Offset: 0x010 (R/W)
Asynchronous Clock Prescaler Register */
      uint32 t RESERVED1[55];
   IO uint32 t SPPR;
                                       /*! < Offset: 0x0F0 (R/W)
Selected Pin Protocol Register */
      uint32 t RESERVED2[131];
   _I uint32_t FFSR;
                                       /*!< Offset: 0x300 (R/)
Formatter and Flush Status Register */
  IO uint32 t FFCR;
                                        /*!< Offset: 0x304 (R/W)
Formatter and Flush Control Register */
  I uint32 t FSCR;
                                       /*!< Offset: 0x308 (R/)
Formatter Synchronization Counter Register */
      uint32 t RESERVED3[759];
```

```
I uint32 t TRIGGER;
                                      /*!< Offset: 0xEE8 (R/ )</pre>
TRIGGER */
 __I uint32_t FIF00;
                                      /*!< Offset: 0xEEC (R/ )</pre>
Integration ETM Data */
  I uint32 t ITATBCTR2;
                                      /*! < Offset: 0xEFO (R/)
ITATBCTR2 */
     uint32 t RESERVED4[1];
   I uint32 t ITATBCTR0;
                                      /*!< Offset: 0xEF8 (R/ )</pre>
ITATBCTR0 */
 I uint32 t FIF01;
                                     /*!< Offset: 0xEFC (R/ )</pre>
Integration ITM Data */
                                     /*! < Offset: 0xF00 (R/W)
 __IO uint32_t ITCTRL;
Integration Mode Control */
    uint32 t RESERVED5[39];
   IO uint32 t CLAIMSET;
                                      /*!< Offset: 0xFA0 (R/W) Claim</pre>
tag set */
  __IO uint32_t CLAIMCLR;
                                      /*!< Offset: 0xFA4 (R/W) Claim
tag clear */
     uint32_t RESERVED7[8];
   _I uint32_t DEVID;
                                      /*!< Offset: 0xFC8 (R/ )</pre>
TPIU DEVID */
  I uint32 t DEVTYPE;
                                     /*!< Offset: 0xFCC (R/ )</pre>
TPIU DEVTYPE */
} TPI Type;
/* TPI Asynchronous Clock Prescaler Register Definitions */
#define TPI ACPR PRESCALER Pos 0
/*!< TPI ACPR: PRESCALER Position */
#define TPI_ACPR_PRESCALER_Msk (0x1FFFUL /*<</pre>
TPI ACPR PRESCALER Pos*/) /*!< TPI ACPR: PRESCALER Mask */
/* TPI Selected Pin Protocol Register Definitions */
#define TPI SPPR TXMODE Pos
/*!< TPI SPPR: TXMODE Position */
#define TPI SPPR TXMODE Msk
/* TPI Formatter and Flush Status Register Definitions */
#define TPI FFSR FtNonStop Pos
/*!< TPI FFSR: FtNonStop Position */</pre>
#define TPI FFSR TCPresent Pos
/*!< TPI FFSR: TCPresent Position */</pre>
                                 (0x1UL <<
#define TPI FFSR FtStopped Pos
                                         1
/*!< TPI FFSR: FtStopped Position */</pre>
#define TPI_FFSR_FtStopped_Msk
                                       (0x1UL <<
                               /*!< TPI FFSR: FtStopped Mask */</pre>
TPI FFSR FtStopped Pos)
#define TPI FFSR FlInProg Pos
#define TPI_FFSR_FIINTIOS_- /*!< TPI FFSR: FlInProg Position */
#define TPI_FFSR_FlInProg_Msk (0x1UL /*<<
TPI_FFSR_FlInProg_Pos*/) /*!< TPI FFSR: FlInProg Mask */
/* TPI Formatter and Flush Control Register Definitions */
```

```
#define TPI_FFCR_TrigIn_Pos
/*! < TPI FFCR: TrigIn Position */
#define TPI_FFCR_TrigIn_Msk
                                         (0x1UL << TPI_FFCR_TrigIn_Pos)
/*! < TPI FFCR: TrigIn Mask */
#define TPI FFCR EnFCont Pos
                                          1
/*!< TPI FFCR: EnFCont Position */</pre>
#define TPI FFCR EnFCont Msk
                                         (0x1UL <<
                                 /*!< TPI FFCR: EnFCont Mask */</pre>
TPI FFCR EnFCont Pos)
/* TPI TRIGGER Register Definitions */
#define TPI TRIGGER TRIGGER Pos
/*!< TPI TRIGGER: TRIGGER Position */</pre>
#define TPI TRIGGER TRIGGER Msk
                                          (0x1UL /*<<
TPI TRIGGER TRIGGER Pos*/) /*!< TPI TRIGGER: TRIGGER Mask */
/* TPI Integration ETM Data Register Definitions (FIFO0) */
#define TPI FIFO0 ITM ATVALID Pos
/*! < TPI FIFOO: ITM ATVALID Position */
#define TPI FIFO0 ITM ATVALID Msk
                                         (0x3UL <<
TPI FIF00 ITM ATVALID Pos) /*!< TPI FIF00: ITM ATVALID Mask */
#define TPI FIFO0 ITM bytecount Pos
                                         27
/*!< TPI FIFO0: ITM bytecount Position */</pre>
#define TPI_FIF00_ITM_bytecount_Msk (0x3UL <</pre>
#define TPI FIFO0 ETM ATVALID Pos
                                         26
/*!< TPI FIFO0: ETM ATVALID Position */</pre>
#define TPI FIFOO ETM ATVALID Msk
                                         (0x3UL <<
TPI_FIFO0_ETM_ATVALID_Pos) /*!< TPI FIFO0: ETM ATVALID Mask */
#define TPI FIFO0 ETM bytecount Pos
/*! < TPI FIFO0: ETM bytecount Position */
#define TPI FIFOO ETM bytecount Msk
                                         (0x3UL <<
TPI FIF00 ETM bytecount Pos) /*!< TPI FIF00: ETM bytecount Mask */
#define TPI_FIFO0_ETM2_Pos
                                         16
/*!< TPI FIFO0: ETM2 Position */</pre>
#define TPI FIFO0 ETM2 Msk
                                          (0xFFUL << TPI FIFO0 ETM2 Pos)
/*! TPI FIFOO: ETM2 Mask */
#define TPI FIFO0 ETM1 Pos
/*! TPI FIFOO: ETM1 Position */
#define TPI_FIFO0_ETM1_Msk
                                         (0xFFUL << TPI FIFO0 ETM1 Pos)
/*! TPI FIFOO: ETM1 Mask */
#define TPI FIFO0 ETM0 Pos
                                          0
/*!< TPI FIFO0: ETMO Position */</pre>
#define TPI_FIFO0_ETM0_Msk
TPI_FIFO0_ETM0_Pos*/)
                                          (0xFFUL /*<<
                            /*!< TPI FIFO0: ETMO Mask */</pre>
/* TPI ITATBCTR2 Register Definitions */
#define TPI_ITATBCTR2_ATREADY_Pos
/*!< TPI ITATBCTR2: ATREADY Position */</pre>
#define TPI ITATBCTR2 ATREADY Msk
                                         (0x1UL /*<<
TPI ITATBCTR2 ATREADY Pos*/) /*!< TPI ITATBCTR2: ATREADY Mask */
/* TPI Integration ITM Data Register Definitions (FIFO1) */
```

```
#define TPI_FIFO1_ITM_ATVALID_Pos
#define TPI FIFO1 ITM bytecount Pos
                                      27
/*!< TPI FIFO1: ITM bytecount Position */</pre>
#define TPI FIF01 ITM bytecount Msk (0x3UL <<</pre>
#define TPI FIFO1 ETM ATVALID Pos
                                      26
/*!< TPI FIFO1: ETM ATVALID Position */
#define TPI FIFO1 ETM ATVALID Msk
                                     (0x3UL <<
TPI FIFO1 ETM ATVALID Pos) /*! < TPI FIFO1: ETM ATVALID Mask */
#define TPI FIF01 ETM bytecount Pos
/*!< TPI FIFO1: ETM bytecount Position */</pre>
#define TPI FIFO1 ETM bytecount Msk
                                     (0x3UL <<
TPI FIF01 ETM bytecount Pos) /*!< TPI FIF01: ETM bytecount Mask */
#define TPI FIFO1 ITM2 Pos
                                      16
/*!< TPI FIFO1: ITM2 Position */</pre>
#define TPI FIFO1 ITM2 Msk
                                      (0xFFUL << TPI FIFO1 ITM2 Pos)
/*!< TPI FIFO1: ITM2 Mask */</pre>
#define TPI FIFO1 ITM1 Pos
/*!< TPI FIFO1: ITM1 Position */</pre>
#define TPI FIFO1 ITM1 Msk
                                    (0xFFUL << TPI FIFO1 ITM1 Pos)
/*! TPI FIFO1: ITM1 Mask */
#define TPI FIFO1 ITMO Pos
/*!< TPI FIFO1: ITMO Position */</pre>
/* TPI ITATBCTR0 Register Definitions */
#define TPI ITATBCTR0 ATREADY Pos
/*!< TPI ITATBCTR0: ATREADY Position */</pre>
#define TPI_ITATBCTR0 ATREADY Msk
                                     (0x1UL /*<<
TPI ITATBCTRO ATREADY Pos*/) /*!< TPI ITATBCTRO: ATREADY Mask */
/* TPI Integration Mode Control Register Definitions */
#define TPI ITCTRL Mode Pos
/*!< TPI ITCTRL: Mode Position */
/*!< TPI ITCTRL Mode Msk (UXIUL / ...
#define TPI_ITCTRL_Mode_Msk /*!< TPI ITCTRL: Mode Mask */
/* TPI DEVID Register Definitions */
#define TPI DEVID NRZVALID Pos
                                      11
/*!< TPI DEVID: NRZVALID Position */</pre>
#define TPI DEVID_NRZVALID_Msk
                                     (0x1UL <<
                             /*!< TPI DEVID: NRZVALID Mask */</pre>
TPI DEVID NRZVALID Pos)
#define TPI DEVID MANCVALID Pos
                                      10
/*!< TPI DEVID: MANCVALID Position */
#define TPI DEVID PTINVALID Pos
/*!< TPI DEVID: PTINVALID Position */</pre>
```

```
(0x1UL <<
#define TPI DEVID MinBufSz Pos
/*!< TPI DEVID: MinBufSz Position */</pre>
#define TPI DEVID MinBufSz Msk
                                     (0x7UL <<
                             /*!< TPI DEVID: MinBufSz Mask */</pre>
TPI DEVID MinBufSz Pos)
#define TPI DEVID AsynClkIn Pos
/*! < TPI DEVID: AsynClkIn Position */
#define TPI DEVID NrTraceInput Pos
/*!< TPI DEVID: NrTraceInput Position */</pre>
#define TPI_DEVID_NrTraceInput Msk (0x1FUL /*<</pre>
TPI_DEVID_NrTraceInput_Pos*/) /*!< TPI DEVID: NrTraceInput Mask */</pre>
/* TPI DEVTYPE Register Definitions */
#define TPI DEVTYPE MajorType Pos
/*!< TPI DEVTYPE: MajorType Position */</pre>
#define TPI_DEVTYPE_MajorType_Msk (0xFUL <<
TPI_DEVTYPE_MajorType_Pos) /*! < TPI DEVTYPE: MajorType Mask */
#define TPI DEVTYPE SubType Pos
/*!< TPI DEVTYPE: SubType Position */</pre>
#define TPI_DEVTYPE_SubType_Msk (0xFUL /*<<
TPI_DEVTYPE_SubType_Pos*/) /*!< TPI DEVTYPE: SubType Mask */
/*@}*/ /* end of group CMSIS TPI */
#if ( MPU PRESENT == 1)
/** \setminus \overline{ingroup} CMSIS core register
   \defgroup CMSIS MPU Memory Protection Unit (MPU)
   \brief Type definitions for the Memory Protection Unit (MPU)
 @ {
/** \brief Structure type to access the Memory Protection Unit (MPU).
typedef struct
  _I uint32_t TYPE;
                                   /*!< Offset: 0x000 (R/ ) MPU
                                    * /
Type Register
                                   /*!< Offset: 0x004 (R/W) MPU
__IO uint32_t CTRL;
                                    * /
Control Register
 __IO uint32_t RNR;
Region RNRber Register

___IO uint32_t RBAR;

Region Rota
                                   /*!< Offset: 0x008 (R/W) MPU
                                     */
                                   /*!< Offset: 0x00C (R/W) MPU</pre>
Region Base Address Register
__IO uint32_t RASR;
                                     */
                                   /*!< Offset: 0x010 (R/W) MPU
Region Attribute and Size Register
IO uint32 t RBAR A1;
                                      * /
                                   /*!< Offset: 0x014 (R/W) MPU
__IO uint32_t RBAR_A1;
Alias 1 Region Attribute and Size Register */
  IO uint32 t RBAR A2;
                         /*! < Offset: 0x01C (R/W) MPU
Alias 2 Region Base Address Register */
```

```
__IO uint32_t RASR_A2;
                                 /*!< Offset: 0x020 (R/W) MPU
Alias 2 Region Attribute and Size Register */
  Alias 3 Region Attribute and Size Register */
} MPU Type;
/* MPU Type Register */
#define MPU TYPE IREGION Pos
                                   16
/*! < MPU TYPE: IREGION Position */
MPU TYPE IREGION Pos)
#define MPU TYPE DREGION Pos
/*!< MPU TYPE: DREGION Position */</pre>
#define MPU_TYPE_DREGION_Msk
                                    (0xFFUL <<
MPU TYPE DREGION Pos)
                             /*!< MPU TYPE: DREGION Mask */</pre>
#define MPU TYPE SEPARATE Pos
/*!< MPU TYPE: SEPARATE Position */
#define MPU_TYPE_SEPARATE_Msk (1UL /*<<br/>MPU_TYPE_SEPARATE_Pos*/) /*!< MPU TYPE: SEPARATE Mask */
/* MPU Control Register */
#define MPU CTRL PRIVDEFENA Pos
/*!< MPU CTRL: PRIVDEFENA Position */
MPU CTRL PRIVDEFENA Pos)
#define MPU CTRL HFNMIENA Pos
                                     1
/*! < MPU CTRL: HFNMIENA Position */
#define MPU CTRL HFNMIENA Msk
                                    (1UL << MPU CTRL HFNMIENA Pos)
/*! < MPU CTRL: HFNMIENA Mask */
#define MPU CTRL ENABLE Pos
                                     0
/*!< MPU CTRL: ENABLE Position */</pre>
#define MPU_CTRL_ENABLE_Msk
                                   (1UL /*<<
MPU CTRL ENABLE Pos*/)
                              /*! < MPU CTRL: ENABLE Mask */
/* MPU Region Number Register */
#define MPU RNR REGION Pos
/*!< MPU RNR: REGION Position */</pre>
MPU RNR REGION Pos*/)
/* MPU Region Base Address Register */
#define MPU RBAR ADDR Pos
/*!< MPU RBAR: ADDR Position */
#define MPU RBAR ADDR Msk
                                    (0x7FFFFFFUL <<
                      /*!< MPU RBAR: ADDR Mask */
MPU RBAR ADDR Pos)
#define MPU RBAR VALID Pos
/*!< MPU RBAR: VALID Position */</pre>
#define MPU RBAR VALID Msk
                                  (1UL << MPU RBAR VALID Pos)
/*! < MPU RBAR: VALID Mask */
#define MPU RBAR REGION Pos
                                     0
/*!< MPU RBAR: REGION Position */</pre>
```

```
/* MPU Region Attribute and Size Register */
#define MPU RASR ATTRS Pos
/*!< MPU RASR: MPU Region Attribute field Position */
field Mask */
#define MPU RASR XN Pos
                                         2.8
/*!< MPU RASR: ATTRS.XN Position */</pre>
#define MPU RASR XN Msk
                                         (1UL << MPU RASR XN Pos)
/*!< MPU RASR: ATTRS.XN Mask */</pre>
#define MPU RASR AP Pos
                                         24
/*! < MPU RASR: ATTRS.AP Position */
#define MPU RASR AP Msk
                                         (0x7UL << MPU RASR AP Pos)
/*! < MPU RASR: ATTRS.AP Mask */
#define MPU RASR TEX Pos
                                         19
/*!< MPU RASR: ATTRS.TEX Position */</pre>
#define MPU RASR TEX Msk
                                         (0x7UL << MPU RASR TEX Pos)
/*! < MPU RASR: ATTRS.TEX Mask */
#define MPU RASR S Pos
                                         18
/*!< MPU RASR: ATTRS.S Position */</pre>
#define MPU RASR S Msk
                                         (1UL << MPU RASR S Pos)
/*! < MPU RASR: ATTRS.S Mask */
#define MPU RASR C Pos
                                         17
/*!< MPU RASR: ATTRS.C Position */
#define MPU RASR C Msk
                                         (1UL << MPU RASR C Pos)
/*! < MPU RASR: ATTRS.C Mask */
#define MPU RASR B Pos
                                         16
/*!< MPU RASR: ATTRS.B Position */</pre>
#define MPU RASR B Msk
                                         (1UL << MPU RASR B Pos)
/*!< MPU RASR: ATTRS.B Mask */</pre>
#define MPU RASR SRD Pos
/*!< MPU RASR: Sub-Region Disable Position */</pre>
#define MPU RASR SRD Msk
                                          (0xFFUL << MPU RASR SRD Pos)
/*! < MPU RASR: Sub-Region Disable Mask */
#define MPU RASR SIZE Pos
/*! < MPU RASR: Region Size Field Position */
#define MPU RASR SIZE Msk
                                         (0x1FUL << MPU RASR SIZE Pos)
/*! < MPU RASR: Region Size Field Mask */
#define MPU RASR ENABLE Pos
/*! < MPU RASR: Region enable bit Position */
#define MPU_RASR_ENABLE_Msk
MPN RASR ENABLE Pos*/) /*!<
                                         (1UL /*<<
                                  /*!< MPU RASR: Region enable bit
MPU RASR ENABLE Pos*/)
Disable Mask */
/*@} end of group CMSIS MPU */
#endif
```

```
#if ( FPU PRESENT == 1)
/** \_____ CMSIS_core_register
    \defgroup CMSIS_FPU Floating Point Unit (FPU)
    \brief Type definitions for the Floating Point Unit (FPU)
 @ {
*/
/** \brief Structure type to access the Floating Point Unit (FPU).
typedef struct
      uint32 t RESERVED0[1];
                                          /*!< Offset: 0x004 (R/W)
   IO uint32 t FPCCR;
Floating-Point Context Control Register
                                                       * /
                                          /*! < Offset: 0x008 (R/W)
  IO uint32 t FPCAR;
Floating-Point Context Address Register
                                                       * /
                                          /*!< Offset: 0x00C (R/W)</pre>
  IO uint32 t FPDSCR;
Floating-Point Default Status Control Register
                                                       * /
  I uint32 t MVFR0;
                                         /*!< Offset: 0x010 (R/ ) Media
and FP Feature Register 0
   I uint32 t MVFR1;
                                         /*!< Offset: 0x014 (R/ ) Media
and FP Feature Register 1
                                                 * /
} FPU Type;
/* Floating-Point Context Control Register */
#define FPU FPCCR ASPEN Pos
/*!< FPCCR: ASPEN bit Position */</pre>
#define FPU FPCCR ASPEN Msk
                                            (1UL << FPU FPCCR ASPEN Pos)
/*!< FPCCR: ASPEN bit Mask */</pre>
                                            30
#define FPU FPCCR LSPEN Pos
/*!< FPCCR: LSPEN Position */</pre>
#define FPU FPCCR LSPEN Msk
                                            (1UL << FPU FPCCR LSPEN Pos)
/*! < FPCCR: LSPEN bit Mask */
#define FPU FPCCR MONRDY Pos
                                             8
/*!< FPCCR: MONRDY Position */</pre>
#define FPU FPCCR MONRDY Msk
                                           (1UL << FPU FPCCR MONRDY Pos)
/*!< FPCCR: MONRDY bit Mask */</pre>
#define FPU FPCCR BFRDY Pos
                                             6
/*!< FPCCR: BFRDY Position */</pre>
#define FPU FPCCR BFRDY Msk
                                          (1UL << FPU FPCCR BFRDY Pos)
/*! < FPCCR: BFRDY bit Mask */
#define FPU FPCCR MMRDY Pos
                                             5
/*!< FPCCR: MMRDY Position */</pre>
#define FPU FPCCR MMRDY Msk
                                            (1UL << FPU FPCCR MMRDY Pos)
/*!< FPCCR: MMRDY bit Mask */</pre>
#define FPU FPCCR HFRDY Pos
/*!< FPCCR: HFRDY Position */</pre>
#define FPU FPCCR HFRDY Msk
                                           (1UL << FPU FPCCR HFRDY Pos)
/*!< FPCCR: HFRDY bit Mask */</pre>
#define FPU FPCCR THREAD Pos
/*!< FPCCR: processor mode bit Position */</pre>
#define FPU FPCCR THREAD Msk (1UL << FPU FPCCR THREAD Pos)
/*!< FPCCR: processor mode active bit Mask */</pre>
```

```
#define FPU FPCCR USER Pos
/*!< FPCCR: privilege level bit Position */</pre>
#define FPU_FPCCR_USER_Msk
                                         (1UL << FPU_FPCCR_USER Pos)
/*!< FPCCR: privilege level bit Mask */</pre>
#define FPU FPCCR LSPACT Pos
                                           Ω
/*!< FPCCR: Lazy state preservation active bit Position */
/*!< FPCCR: Lazy state preservation</pre>
active bit Mask */
/* Floating-Point Context Address Register */
#define FPU FPCAR ADDRESS Pos
/*!< FPCAR: ADDRESS bit Position */</pre>
#define FPU FPCAR ADDRESS Msk
                                           (0x1FFFFFFFUL <<
FPU_FPCAR_ADDRESS_Pos)
                             /*!< FPCAR: ADDRESS bit Mask */</pre>
/* Floating-Point Default Status Control Register */
#define FPU FPDSCR AHP Pos
/*! < FPDSCR: AHP bit Position */
#define FPU FPDSCR AHP Msk
                                          (1UL << FPU FPDSCR AHP Pos)
/*!< FPDSCR: AHP bit Mask */</pre>
#define FPU FPDSCR DN Pos
                                           25
/*!< FPDSCR: DN bit Position */</pre>
#define FPU FPDSCR DN Msk
                                          (1UL << FPU FPDSCR DN Pos)
/*!< FPDSCR: DN bit Mask */</pre>
#define FPU FPDSCR FZ Pos
                                           24
/*!< FPDSCR: FZ bit Position */</pre>
#define FPU_FPDSCR_FZ_Msk
                                          (1UL << FPU FPDSCR FZ Pos)
/*!< FPDSCR: FZ bit Mask */</pre>
#define FPU FPDSCR RMode Pos
                                          22
/*!< FPDSCR: RMode bit Position */</pre>
#define FPU FPDSCR RMode Msk
                                          (3UL << FPU FPDSCR RMode Pos)
/*!< FPDSCR: RMode bit Mask */</pre>
/* Media and FP Feature Register 0 */
#define FPU MVFR0 FP rounding_modes_Pos 28
/*!< MVFR0: FP rounding modes bits Position */</pre>
#define FPU MVFR0 FP rounding modes Msk (0xFUL <<
FPU MVFR0 FP rounding modes_Pos) /*! < MVFR0: FP rounding modes bits
Mask */
#define FPU_MVFR0_Short_vectors_Pos
/*!< MVFR0: Short vectors bits Position */</pre>
#define FPU MVFR0 Short vectors_Msk
                                          (0xFUL <<
FPU_MVFR0_Short_vectors_Pos) /*!< MVFR0: Short vectors bits Mask
#define FPU MVFR0 Square root Pos
                                           20
/*!< MVFR0: Square root bits Position */</pre>
#define FPU_MVFR0_Square_root_Msk
                                          (0xFUL <<
                                   /*!< MVFR0: Square root bits Mask */</pre>
FPU MVFR0 Square root Pos)
#define FPU MVFR0 Divide Pos
                                           16
/*!< MVFR0: Divide bits Position */</pre>
#define FPU MVFR0 Divide Msk
                                           (0xFUL <<
                                    /*!< MVFR0: Divide bits Mask */</pre>
FPU MVFR0 Divide Pos)
```

```
#define FPU MVFR0 FP excep trapping Pos
/*! < MVFR0: FP exception trapping bits Position */
#define FPU_MVFR0_FP_excep_trapping_Msk (0xFUL <</pre>
FPU_MVFR0_FP_excep_trapping_Pos) /*!< MVFR0: FP exception trapping</pre>
bits Mask */
#define FPU MVFR0 Double precision Pos
/*!< MVFR0: Double-precision bits Position */</pre>
#define FPU MVFR0 Double precision_Msk (0xFUL <<</pre>
FPU MVFR0 Double precision Pos) /*! < MVFR0: Double-precision bits
Mask */
#define FPU MVFRO Single precision Pos
/*! < MVFR0: Single-precision bits Position */
#define FPU MVFR0 Single precision Msk (0xFUL <<
FPU MVFR0 Single precision Pos) /*!< MVFR0: Single-precision bits
Mask */
#define FPU MVFR0 A SIMD registers Pos
/*! < MVFR0: A SIMD registers bits Position */
#define FPU MVFR0 A SIMD registers Msk (0xFUL /*<</pre>
FPU MVFR0 A SIMD registers Pos*/) /*!< MVFR0: A SIMD registers bits Mask
/* Media and FP Feature Register 1 */
#define FPU MVFR1 FP fused MAC Pos
                                           2.8
/*!< MVFR1: FP fused MAC bits Position */</pre>
#define FPU MVFR1_FP_fused_MAC_Msk
                                           (0xFUL <<
                              - /*!< MVFR1: FP fused MAC bits Mask
FPU MVFR1 FP fused MAC Pos)
*/
#define FPU MVFR1 FP HPFP Pos
                                           24
/*!< MVFR1: FP HPFP bits Position */</pre>
                                           (0xFUL <<
#define FPU MVFR1 FP HPFP Msk
FPU MVFR1 FP HPFP Pos)
                                     /*!< MVFR1: FP HPFP bits Mask */</pre>
#define FPU_MVFR1_D_NaN_mode_Pos
/*!< MVFR1: D NaN mode bits Position */</pre>
#define FPU MVFR1 D NaN mode Msk
                                           (0xFUL <<
                                     /*!< MVFR1: D NaN mode bits Mask */</pre>
FPU MVFR1 D NaN mode Pos)
#define FPU MVFR1 FtZ mode Pos
/*!< MVFR1: FtZ mode bits Position */</pre>
#define FPU MVFR1 FtZ_mode_Msk
                                            (0xFUL /*<<
                                 /*!< MVFR1: FtZ mode bits Mask */</pre>
FPU MVFR1 FtZ mode Pos*/)
/*@} end of group CMSIS FPU */
#endif
/** \ingroup CMSIS core register
    \defgroup CMSIS CoreDebug Core Debug Registers (CoreDebug)
    \brief Type definitions for the Core Debug Registers
 @ {
/** \brief Structure type to access the Core Debug Register (CoreDebug).
 * /
typedef struct
```

```
IO uint32_t DHCSR;
                                        /*! < Offset: 0x000 (R/W)
                                                                  Debug
Halting Control and Status Register
 __O uint32_t DCRSR;
                                        /*!< Offset: 0x004 ( /W)
                                                                  Debug
Core Register Selector Register
  IO uint32 t DCRDR;
                                        /*!< Offset: 0x008 (R/W)
                                                                  Debug
Core Register Data Register
TO wint32 + DEMCR;
                                       /*!< Offset: 0x00C (R/W) Debug
Exception and Monitor Control Register */
} CoreDebug Type;
/* Debug Halting Control and Status Register */
#define CoreDebug DHCSR DBGKEY Pos
/*!< CoreDebug DHCSR: DBGKEY Position */</pre>
#define CoreDebug DHCSR DBGKEY Msk
                                         (0xFFFFUL <<
CoreDebug DHCSR DBGKEY Pos) /*!< CoreDebug DHCSR: DBGKEY Mask */
#define CoreDebug DHCSR S RESET ST Pos
/*! < CoreDebug DHCSR: S RESET ST Position */
#define CoreDebug DHCSR S RESET ST Msk (1UL <<
CoreDebug_DHCSR_S_RESET_ST_Pos) /*!< CoreDebug_DHCSR: S_RESET_ST
Mask */
#define CoreDebug DHCSR S RETIRE ST Pos 24
/*! < CoreDebug DHCSR: S RETIRE ST Position */
#define CoreDebug DHCSR_S_RETIRE_ST_Msk (1UL <<</pre>
CoreDebug_DHCSR_S_RETIRE_ST_Pos) /*!< CoreDebug_DHCSR: S RETIRE_ST
Mask */
#define CoreDebug DHCSR S LOCKUP Pos 19
/*! < CoreDebug DHCSR: S LOCKUP Position */
#define CoreDebug DHCSR_S_LOCKUP_Msk (1UL <<</pre>
                               /*!< CoreDebug DHCSR: S LOCKUP
CoreDebug DHCSR S LOCKUP Pos)
Mask */
#define CoreDebug DHCSR S SLEEP Pos
                                          18
/*!< CoreDebug DHCSR: S_SLEEP Position */</pre>
#define CoreDebug_DHCSR_S_SLEEP_Msk (1UL <<</pre>
CoreDebug_DHCSR_S_SLEEP_Pos)
                                     /*!< CoreDebug DHCSR: S SLEEP Mask</pre>
*/
#define CoreDebug DHCSR S HALT Pos
/*! < CoreDebug DHCSR: S HALT Position */
#define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos) /*!< CoreDebug_DHCSR: S_HALT_Mask
*/
#define CoreDebug DHCSR S REGRDY Pos 16
/*!< CoreDebug DHCSR: S REGRDY Position */</pre>
#define CoreDebug_DHCSR_S_REGRDY_Msk (1UL <</pre>
CoreDebug_DHCSR_S_REGRDY_Pos) /*!< CoreDebug_DHCSR: S_REGRDY
Mask */
#define CoreDebug_DHCSR_C_SNAPSTALL_Pos
/*!< CoreDebug DHCSR: C_SNAPSTALL Position */</pre>
#define CoreDebug DHCSR C SNAPSTALL Msk (1UL <<
CoreDebug_DHCSR_C_SNAPSTALL_Pos) /*!< CoreDebug_DHCSR: C_SNAPSTALL
Mask */
```

```
#define CoreDebug DHCSR C MASKINTS Pos
/*!< CoreDebug DHCSR: C_MASKINTS Position */</pre>
#define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL <<
CoreDebug_DHCSR_C_MASKINTS_Pos) /*!< CoreDebug_DHCSR: C_MASKINTS</pre>
Mask */
#define CoreDebug DHCSR C STEP Pos
/*!< CoreDebug DHCSR: C STEP Position */</pre>
#define CoreDebug DHCSR C HALT Pos
/*!< CoreDebug DHCSR: C HALT Position */</pre>
#define CoreDebug_DHCSR_C_HALT_Msk (1UL <<</pre>
                                     /*!< CoreDebug DHCSR: C_HALT Mask</pre>
CoreDebug DHCSR C HALT Pos)
*/
#define CoreDebug DHCSR C DEBUGEN Pos
/*! < CoreDebug DHCSR: C DEBUGEN Position */
\#define CoreDebug DHCSR C DEBUGEN Msk (1UL /*<<
CoreDebug_DHCSR_C_DEBUGEN_Pos*/) /*!< CoreDebug_DHCSR: C_DEBUGEN Mask
/* Debug Core Register Selector Register */
#define CoreDebug DCRSR REGWnR Pos
/*!< CoreDebug DCRSR: REGWnR Position */</pre>
#define CoreDebug DCRSR REGSEL Pos
                                           0
/*!< CoreDebug DCRSR: REGSEL Position */</pre>
#define CoreDebug DCRSR REGSEL Msk
                                         (0x1FUL /*<<
CoreDebug_DCRSR_REGSEL_Pos*/) /*!< CoreDebug_DCRSR: REGSEL Mask */
/* Debug Exception and Monitor Control Register */
#define CoreDebug_DEMCR_TRCENA_Pos 24
/*!< CoreDebug DEMCR: TRCENA Position */</pre>
#define CoreDebug_DEMCR_TRCENA_Msk (1UL <<</pre>
                                     /*! < CoreDebug DEMCR: TRCENA Mask
CoreDebug DEMCR TRCENA Pos)
*/
#define CoreDebug DEMCR MON REQ Pos
/*!< CoreDebug DEMCR: MON REQ Position */</pre>
#define CoreDebug_DEMCR_MON_REQ_Msk (1UL <<
CoreDebug_DEMCR_MON_REQ_Pos) /*!< CoreDebug_DEMCR: MON_REQ_Mask</pre>
*/
#define CoreDebug DEMCR MON STEP Pos
/*! < CoreDebug DEMCR: MON STEP Position */
#define CoreDebug_DEMCR_MON_STEP_Msk (1UL <<
CoreDebug_DEMCR_MON_STEP_Pos) /*!< CoreDebug_DEMCR: MON_STEP
Mask */
#define CoreDebug DEMCR MON PEND Pos
                                         17
/*!< CoreDebug DEMCR: MON PEND Position */</pre>
#define CoreDebug_DEMCR_MON_PEND_Msk (1UL <</pre>
CoreDebug_DEMCR_MON_PEND_Pos) /*!< CoreDebug DEMCR: MON_PEND
Mask */
```

```
16
#define CoreDebug DEMCR MON EN Pos
/*!< CoreDebug DEMCR: MON EN Position */</pre>
#define CoreDebug_DEMCR_MON_EN_Msk (1UL <<
CoreDebug_DEMCR_MON_EN_Pos)
                                       /*! < CoreDebug DEMCR: MON EN Mask
#define CoreDebug DEMCR VC HARDERR Pos 10
/*! < CoreDebug DEMCR: VC HARDERR Position */
#define CoreDebug DEMCR VC HARDERR_Msk (1UL <<
CoreDebug_DEMCR_VC_HARDERR_Pos) /*!< CoreDebug_DEMCR: VC_HARDERR
Mask */
#define CoreDebug_DEMCR_VC_INTERR Pos
/*!< CoreDebug DEMCR: VC INTERR Position */
#define CoreDebug DEMCR_VC_INTERR_Msk (1UL <<</pre>
CoreDebug_DEMCR_VC_INTERR_Pos) /*!< CoreDebug_DEMCR: VC_INTERR
Mask */
#define CoreDebug DEMCR VC BUSERR Pos
/*!< CoreDebug DEMCR: VC BUSERR Position */</pre>
#define CoreDebug DEMCR VC BUSERR Msk (1UL <<
CoreDebug_DEMCR_VC_BUSERR_Pos) /*!< CoreDebug_DEMCR: VC_BUSERR
Mask */
#define CoreDebug DEMCR VC STATERR Pos 7
/*!< CoreDebug DEMCR: VC STATERR Position */</pre>
#define CoreDebug_DEMCR_VC_STATERR_Msk (1UL <<
CoreDebug_DEMCR_VC_STATERR_Pos) /*!< CoreDebug_DEMCR: VC_STATERR</pre>
Mask */
#define CoreDebug DEMCR VC CHKERR Pos
/*!< CoreDebug DEMCR: VC CHKERR Position */</pre>
\#define CoreDebug DEMCR \overline{\text{VC}} CHKERR_Msk (1UL <<
CoreDebug_DEMCR_VC_CHKERR_Pos) /*!< CoreDebug_DEMCR: VC_CHKERR
Mask */
#define CoreDebug_DEMCR_VC_NOCPERR_Pos
/*!< CoreDebug DEMCR: VC NOCPERR Position */</pre>
#define CoreDebug DEMCR VC NOCPERR Msk (1UL <<
CoreDebug_DEMCR_VC_NOCPERR_Pos) /*!< CoreDebug_DEMCR: VC_NOCPERR
Mask */
#define CoreDebug DEMCR VC MMERR Pos
/*! < CoreDebug DEMCR: VC MMERR Position */
#define CoreDebug_DEMCR_VC_MMERR_Msk
CoreDebug_DEMCR_VC_MMERR_Pos) /*!< CoreDebug_DEMCR: VC_MMERR</pre>
Mask */
#define CoreDebug DEMCR VC CORERESET Pos
/*!< CoreDebug DEMCR: VC CORERESET Position */
#define CoreDebug DEMCR VC CORERESET Msk (1UL /*<<
CoreDebug DEMCR VC CORERESET Pos*/) /*!< CoreDebug DEMCR: VC CORERESET
/*@} end of group CMSIS CoreDebug */
/** \ingroup CMSIS core register
    \defgroup CMSIS core_base Core Definitions
```

```
Definitions for base addresses, unions, and structures.
   \brief
 @ {
 */
/* Memory mapping of Cortex-M4 Hardware */
#define SCS BASE (0xE000E000UL)
/*!< System Control Space Base Address */</pre>
#define ITM BASE (0xE000000UL)
/*!< ITM Base Address</pre>
#define DWT BASE
                            (0xE0001000UL)
/*! < DWT Base Address
#define TPI BASE
                            (0xE0040000UL)
/*!< TPI Base Address
#define CoreDebug BASE
                            (0xE000EDF0UL)
/*!< Core Debug Base Address
#define SysTick_BASE (SCS_BASE +
                                       0x0010UL)
/*!< SysTick Base Address</pre>
                                        * /
#define NVIC BASE
                            (SCS BASE +
                                        0x0100UL)
                                        */
/*!< NVIC Base Address</pre>
#define SCB BASE
                            (SCS BASE + 0 \times 0 D000UL)
/*!< System Control Block Base Address */</pre>
#define SCnSCB
                           ((SCnSCB Type
                                             *)
                                                    SCS BASE
/*!< System control Register not in SCB */</pre>
                            ((SCB_Type
#define SCB
                                                    SCB BASE
/*!< SCB configuration struct</pre>
#define SysTick
                            ((SysTick Type
                                                    SysTick BASE
/*!< SysTick configuration struct</pre>
                            ((NVIC _{\rm Type}
#define NVIC
                                                    NVIC BASE
/*!< NVIC configuration struct</pre>
                                             *)
#define ITM
                            ((ITM Type
                                                    ITM BASE
/*!< ITM configuration struct</pre>
                            ((DWT_Type
                                                    DWT BASE
#define DWT
/*!< DWT configuration struct</pre>
                                                    TPI BASE
                            ((TPI Type
#define TPI
/*!< TPI configuration struct</pre>
#define CoreDebug ((CoreDebug Type *)
                                                    CoreDebug BASE)
/*!< Core Debug configuration struct</pre>
#if ( MPU PRESENT == 1)
  #define MPU BASE
                            (SCS BASE + 0 \times 0 D90 UL)
/*! < Memory Protection Unit
                            ((MPU_Type
                                             *)
                                                    MPU BASE
  #define MPU
/*!< Memory Protection Unit
#endif
#if ( FPU PRESENT == 1)
 #define FPU BASE
                            (SCS BASE + 0 \times 0 = 30UL)
/*!< Floating Point Unit
                                        */
                            ((FPU_Type
                                                    FPU BASE
  #define FPU
                                             *)
/*!< Floating Point Unit</pre>
#endif
/*@} */
/***************************
```

Hardware Abstraction Layer

```
Core Function Interface contains:
  - Core NVIC Functions
  - Core SysTick Functions
  - Core Debug Functions
  - Core Register Access Functions
*******************
/** \defgroup CMSIS Core FunctionInterface Functions and Instructions
Reference
/* ################## NVIC functions
############# */
/** \ingroup CMSIS Core FunctionInterface
   \defgroup CMSIS Core NVICFunctions NVIC Functions
   \brief
              Functions that manage interrupts and exceptions via the
NVIC.
   @ {
/** \brief Set Priority Grouping
 The function sets the priority grouping field using the required unlock
sequence.
 The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8]
PRIGROUP field.
 Only values from 0..7 are used.
 In case of a conflict between priority grouping and available
 priority bits ( NVIC PRIO BITS), the smallest possible priority group
is set.
                   PriorityGroup Priority grouping field.
   \param [in]
 STATIC INLINE void NVIC SetPriorityGrouping(uint32 t PriorityGroup)
 uint32 t reg value;
 uint32 t PriorityGroupTmp = (PriorityGroup & (uint32 t)0x07UL);
/* only values 0..7 are used
 reg value = SCB->AIRCR;
/* read old register configuration */
  reg value &= ~((uint32 t)(SCB AIRCR VECTKEY Msk |
SCB AIRCR PRIGROUP Msk));
                                    /* clear bits to change
  reg value = (reg value
               ((uint32 t) 0x5FAUL << SCB AIRCR VECTKEY Pos) |
               (PriorityGroupTmp << 8)
                                                           );
/* Insert write key and priorty group */
 SCB->AIRCR = reg value;
}
/** \brief Get Priority Grouping
 The function reads the priority grouping field from the NVIC Interrupt
```

Controller.

```
Priority grouping field (SCB->AIRCR [10:8]
    \return
PRIGROUP field).
 STATIC INLINE uint32 t NVIC GetPriorityGrouping(void)
 return ((uint32 t)((SCB->AIRCR & SCB AIRCR PRIGROUP Msk) >>
SCB AIRCR PRIGROUP Pos));
/** \brief Enable External Interrupt
    The function enables a device-specific interrupt in the NVIC
interrupt controller.
    \param [in]
                    IRQn External interrupt number. Value cannot be
negative.
 STATIC INLINE void NVIC EnableIRQ(IRQn Type IRQn)
 NVIC->ISER[(((uint32 t)(int32 t)IRQn) >> 5UL)] = (uint32 t)(1UL <<</pre>
(((uint32 t)(int32 t)IRQn) & 0x1FUL));
}
/** \brief Disable External Interrupt
    The function disables a device-specific interrupt in the NVIC
interrupt controller.
    \param [in]
                    IRQn External interrupt number. Value cannot be
negative.
 STATIC INLINE void NVIC DisableIRQ(IRQn Type IRQn)
 NVIC \rightarrow ICER[(((uint32 t)(int32 t)IRQn) >> 5UL)] = (uint32 t)(1UL <<
(((uint32 t)(int32 t)IRQn) & 0x1FUL));
}
/** \brief Get Pending Interrupt
    The function reads the pending register in the NVIC and returns the
pending bit
    for the specified interrupt.
    \param [in]
                    IRQn Interrupt number.
    \return
                        O Interrupt status is not pending.
    \return
                          Interrupt status is pending.
 STATIC INLINE uint32 t NVIC GetPendingIRQ(IRQn Type IRQn)
 return((uint32 t)(((NVIC->ISPR[(((uint32 t)(int32 t)IRQn) >> 5UL)] &
(1UL << (((uint32 t)(int32 t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
/** \brief Set Pending Interrupt
```

```
The function sets the pending bit of an external interrupt.
                     IRQn Interrupt number. Value cannot be negative.
    \param [in]
  STATIC INLINE void NVIC SetPendingIRQ(IRQn Type IRQn)
 NVIC \rightarrow ISPR[(((uint32 t)(int32 t)IRQn) >> 5UL)] = (uint32 t)(1UL <<
(((uint32 t)(int32 t)IRQn) & 0x1FUL));
/** \brief Clear Pending Interrupt
    The function clears the pending bit of an external interrupt.
    \param [in]
                     IRQn External interrupt number. Value cannot be
negative.
 STATIC INLINE void NVIC ClearPendingIRQ(IRQn Type IRQn)
 NVIC \rightarrow ICPR[(((uint32 t)(int32 t)IRQn) >> 5UL)] = (uint32 t)(1UL <<
(((uint32 t)(int32 t)IRQn) & 0x1FUL));
}
/** \brief Get Active Interrupt
    The function reads the active register in NVIC and returns the active
bit.
    \param [in]
                     IRQn Interrupt number.
    \return
                           Interrupt status is not active.
    \return
                           Interrupt status is active.
                        1
  STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
 return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] &
(1UL \ll (((uint32 t)(int32 t)IRQn) \& 0x1FUL))) != 0UL) ? 1UL : 0UL));
}
/** \brief Set Interrupt Priority
    The function sets the priority of an interrupt.
    \note The priority cannot be set for every core interrupt.
                     IRQn Interrupt number.
    \param [in]
    \param [in] priority Priority to set.
  STATIC INLINE void NVIC SetPriority(IRQn Type IRQn, uint32 t priority)
  if((int32 t)IRQn < 0) {
    SCB->SHP[(((uint32 t)(int32 t)IRQn) & 0xFUL)-4UL] =
(uint8 t)((priority << (8 - NVIC PRIO BITS)) & (uint32 t)0xFFUL);</pre>
 }
  else {
    NVIC->IP[((uint32 t)(int32 t)IRQn)]
(uint8 t) ((priority << (8 - NVIC PRIO BITS)) & (uint32 t) 0xFFUL);
```

```
}
}
/** \brief Get Interrupt Priority
    The function reads the priority of an interrupt. The interrupt
    number can be positive to specify an external (device specific)
    interrupt, or negative to specify an internal (core) interrupt.
                  IRQn Interrupt number.
    \param [in]
    \return
                        Interrupt Priority. Value is aligned
automatically to the implemented
                        priority bits of the microcontroller.
 _STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
  if((int32 t)IRQn < 0) {
   return(((uint32_t)SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL]
>> (8 - NVIC PRIO BITS)));
 }
  else {
   return(((uint32 t)NVIC->IP[((uint32 t)(int32 t)IRQn)]
>> (8 - NVIC PRIO BITS)));
/** \brief Encode Priority
    The function encodes the priority for an interrupt with the given
priority group,
    preemptive priority value, and subpriority value.
    In case of a conflict between priority grouping and available
    priority bits ( NVIC PRIO BITS), the smallest possible priority
group is set.
    \param [in]
                  PriorityGroup Used priority group.
                  PreemptPriority Preemptive priority value (starting
    \param [in]
from 0).
    \param [in]
                      SubPriority Subpriority value (starting from 0).
                                   Encoded priority. Value can be used in
    \return
the function \ref NVIC SetPriority().
 STATIC INLINE uint32 t NVIC EncodePriority (uint32 t PriorityGroup,
uint32 t PreemptPriority, uint32 t SubPriority)
  uint32 t PriorityGroupTmp = (PriorityGroup & (uint32 t)0x07UL); /*
only values 0..7 are used
                                   */
  uint32 t PreemptPriorityBits;
  uint32 t SubPriorityBits;
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) >
(uint32 t) ( NVIC PRIO BITS)) ? (uint32 t) ( NVIC PRIO BITS) :
(uint32 t) (7UL - PriorityGroupTmp);
  SubPriorityBits
                    = ((PriorityGroupTmp +
(uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL :</pre>
(uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC PRIO BITS));
```

```
return (
           ((PreemptPriority & (uint32 t)((1UL << (PreemptPriorityBits))
- 1UL)) << SubPriorityBits) |
           ((SubPriority & (uint32 t)((1UL << (SubPriorityBits
                                                                      ))
- 1UL)))
        );
}
/** \brief Decode Priority
    The function decodes an interrupt priority value with a given
priority group to
    preemptive priority value and subpriority value.
    In case of a conflict between priority grouping and available
    priority bits (__NVIC_PRIO_BITS) the smallest possible priority group
is set.
    \param [in]
                        Priority Priority value, which can be retrieved
with the function \ref NVIC GetPriority().
    \param [in] PriorityGroup Used priority group.
    \param [out] pPreemptPriority Preemptive priority value (starting
from 0).
    \param [out]
                   pSubPriority Subpriority value (starting from 0).
 STATIC INLINE void NVIC DecodePriority (uint32 t Priority, uint32 t
PriorityGroup, uint32 t* pPreemptPriority, uint32 t* pSubPriority)
  uint32 t PriorityGroupTmp = (PriorityGroup & (uint32 t)0x07UL); /*
only values 0...7 are used
  uint32 t PreemptPriorityBits;
  uint32 t SubPriorityBits;
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) >
(uint32 t) ( NVIC PRIO BITS)) ? (uint32 t) ( NVIC PRIO BITS) :
(uint32 t) (7UL - PriorityGroupTmp);
  SubPriorityBits
                   = ((PriorityGroupTmp +
(uint32 t)(\underline{NVIC\_PRIO\_BITS})) < (uint32\_t)7UL) ? (uint32\_t)0UL :
(uint32 t)((PriorityGroupTmp - 7UL) + (uint32 t)( NVIC PRIO BITS));
  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32 t)((1UL <<
(PreemptPriorityBits)) - 1UL);
  *pSubPriority = (Priority
                                                  ) & (uint32 t)((1UL <<
                   )) - 1UL);
(SubPriorityBits
}
/** \brief System Reset
    The function initiates a system reset request to reset the MCU.
  STATIC INLINE void NVIC SystemReset (void)
   DSB();
Ensure all outstanding memory accesses included
buffered write are completed before reset */
  SCB->AIRCR = (uint32 t) ((0x5FAUL \ll SCB AIRCR VECTKEY Pos)
                           (SCB->AIRCR & SCB AIRCR PRIGROUP Msk) |
```

```
SCB AIRCR SYSRESETREQ Msk );
                                                                /*
Keep priority group unchanged */
                                                                /*
  DSB();
Ensure completion of memory access */
                                                                 /*
 while(1) { NOP(); }
wait until reset */
/*@} end of CMSIS Core NVICFunctions */
SysTick function
/** \ingroup CMSIS Core FunctionInterface
   \defgroup CMSIS Core SysTickFunctions SysTick Functions
              Functions that configure the System.
 @ {
 * /
#if ( Vendor SysTickConfig == 0)
/** \brief System Tick Configuration
   The function initializes the System Timer and its interrupt, and
starts the System Tick Timer.
   Counter is in free running mode to generate periodic interrupts.
   \param [in] ticks Number of ticks between two interrupts.
   \return
                    0 Function succeeded.
   \return
                    1 Function failed.
             When the variable <b> Vendor SysTickConfig</b> is set to
   \note
1, then the
   function <b>SysTick Config</b> is not included. In this case, the
file <b><i>device</i>.h</b>
   must contain a vendor-specific implementation of this function.
 STATIC INLINE uint32 t SysTick Config(uint32 t ticks)
  if ((ticks - 1UL) > SysTick LOAD RELOAD Msk) { return (1UL); }
Reload value impossible */
  SysTick->LOAD = (uint32 t) (ticks - 1UL);
                                                                 /*
set reload register */
 NVIC SetPriority (SysTick IRQn, (1UL << NVIC PRIO BITS) - 1UL); /*
set Priority for Systick Interrupt */
 SysTick->VAL
              = OUL;
                                                                /*
Load the SysTick Counter Value */
  SysTick->CTRL = SysTick CTRL CLKSOURCE Msk |
                  SysTick_CTRL_TICKINT_Msk
                  SysTick CTRL ENABLE Msk;
                                                                 /*
Enable SysTick IRQ and SysTick Timer */
 return (OUL);
                                                                 /*
Function successful */
#endif
```

```
/*@} end of CMSIS Core SysTickFunctions */
/* ############################### Debug In/Output function
/** \ingroup CMSIS Core FunctionInterface
   \defgroup CMSIS core DebugFunctions ITM Functions
   \brief Functions that access the ITM debug interface.
 @ {
*/
extern volatile int32 t ITM RxBuffer;
                                                        /*!< External
variable to receive characters.
                      ITM RXBUFFER EMPTY 0x5AA55AA5 /*!< Value
#define
identifying \ref ITM RxBuffer is ready for next character. */
/** \brief ITM Send Character
   The function transmits a character via the ITM channel 0, and
   \li Just returns when no debugger is connected that has booked the
   \li Is blocking when a debugger is connected, but the previous
character sent has not been transmitted.
   \param [in] ch Character to transmit.
                      Character to transmit.
   \returns
 STATIC_INLINE uint32_t ITM_SendChar (uint32 t ch)
 if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) && /* ITM enabled */ ((ITM->TER & 1UL ) != 0UL) ) /* ITM Port \#0
enabled */
 {
   while (ITM->PORT[0].u32 == OUL) { __NOP(); }
   ITM->PORT[0].u8 = (uint8 t) ch;
 return (ch);
}
/** \brief ITM Receive Character
   The function inputs a character via the external variable \ref
ITM RxBuffer.
                      Received character.
   \return
   \return
                 -1 No character pending.
 STATIC INLINE int32 t ITM ReceiveChar (void) {
 int32 t ch = -1;
                                            /* no character available */
 if (ITM RxBuffer != ITM RXBUFFER EMPTY) {
   ch = ITM RxBuffer;
   ITM RxBuffer = ITM RXBUFFER EMPTY;  /* ready for next character
 }
```

```
return (ch);
/** \brief ITM Check Character
    The function checks whether a character is pending for reading in the
variable \ref ITM RxBuffer.
    \return
                     0 No character available.
                    1 Character available.
    \return
 STATIC INLINE int32 t ITM CheckChar (void) {
  if (ITM RxBuffer == ITM RXBUFFER EMPTY) {
   return (0);
                                                /* no character available
 } else {
                                                /* character available
   return (1);
 }
}
/*@} end of CMSIS core DebugFunctions */
#ifdef cplusplus
#endif
#endif /* CORE CM4 H DEPENDANT */
#endif /* CMSIS GENERIC */
/**
* @file debug.h
 ^{\star} @brief This is the header file required to execute the debug.c file
 * This file contains the standard libraries and function definition of
print memory() required for the debugging
 * @author Sowmya Akella
 * @date June 25, 2017
 */
#ifndef __DEBUG_H__
#define DEBUG H
# include <stdint.h>
# include <stdio.h>
# include <stdlib.h>
Prints the contents of the memory used for debugging purpose
Input - Array start address and length
Returns - None
*/
```

```
void print memory(uint8 t * start, uint32 t length);
\#endif /* DEBUG H *//**
 * @file memory.h
 * @brief This file is the header files and function prototypes needed
for compiling the memory.c file
 * This file contains standard include libraries and memory manipulation
header files
 * @author Sowmya Akella
 * @date June 25, 2017
#ifndef __MEMORY_H
#define MEMORY H
# include <stdint.h>
# include <stdio.h>
# include <stdlib.h>
# include <stdbool.h>
#define INVALID POINTER 1
#define DATA SET SIZE W (10)
#define MEM SET SIZE B (32)
#define MEM SET SIZE W (8)
#define MEM ZERO LENGTH (16)
#define TEST MEMMOVE LENGTH (16)
#define TEST_ERROR
                           (1)
#define TEST NO ERROR
                            (0)
#define TESTCOUNT
                            (8)
This function copies byte by byte from source to destination
NOTE: my memmove() checks the lengths of source and destination hence no
memory is corrupted
Inputs - pointer to source, pointer to destination, length of the bytes
to be copied
Returns - uint8 t
* /
uint8 t * my memmove(uint8 t * src, uint8 t * dst, size t length);
/*
This function copies byte by byte from source to destination
NOTE: my memcpy() doesn't check the lengths of source and destination
hence some memory locations could get corrupted with unwanted data
Inputs - pointer to source, pointer to destination, length of the bytes
to be copied
Returns - pointer to destination byte - uint8 t
uint8 t * my memcpy(uint8 t * src, uint8 t * dst, size t length);
/*
This function sets the source with value till a specified length
Inputs - Pointer to source, length of bytes to be changed, Value to be
placed in the source
Returns - Pointer to the source, uint8 t
* /
uint8 t * my memset(uint8 t * src, size t length, uint8 t value);
```

```
/*
This function zero out all of the memory that a source pointer points to
upto a given length
Inputs - pointer to source, length
Returns - Pointer to source, uint8 t
uint8 t * my memzero(uint8 t * src, size t length);
/*
This function reverses the contents of a memory location upto a given
length
Input - Source pointer , length of bytes to be reversed
Returns - Pointer to the source, uint8 t
uint8 t * my reverse(uint8 t * src, size t length);
/*
Reserves a given length of memory dynamically
Input - Length of the dynamic memory needed
Returns - A pointer pointing to the allocated memory, uint32 t
uint32 t * reserve words(size t length); /* Changed to unsigned to match
with free words function*/
/*
Frees the dynamically allocated memory
Input - Pointer to the source
Returns - None
void free words(uint32 t * src);
/*
Generic swap function to swap two bytes
Inputs - Two byte pointers a and b pointing to two bytes that need to be
swapped
Returns - None
void swap(uint8 t*, uint8 t*);
\#endif /* MEMORY H *//*
**
                           MKL25Z128FM4
      Processors:
* *
                           MKL25Z128FT4
* *
                           MKL25Z128LH4
* *
                           MKL25Z128VLK4
* *
**
      Compilers:
                          Keil ARM C/C++ Compiler
* *
                           Freescale C/C++ for Embedded ARM
* *
                           GNU C Compiler
* *
                           GNU C Compiler - CodeSourcery Sourcery G++
* *
                           IAR ANSI C/C++ Compiler for ARM
* *
* *
      Reference manual: KL25P80M48SF0RM, Rev.3, Sep 2012
**
      Version:
                          rev. 2.5, 2015-02-19
* *
      Build:
                           b150220
* *
* *
      Abstract:
**
          Provides a system configuration function and a global variable
that
```

```
contains the system frequency. It configures the device and
initializes
          the oscillator (PLL) that is part of the microcontroller
device.
* *
**
       Copyright (c) 2015 Freescale Semiconductor, Inc.
* *
       All rights reserved.
* *
* *
       Redistribution and use in source and binary forms, with or without
modification,
       are permitted provided that the following conditions are met:
* *
* *
**
       o Redistributions of source code must retain the above copyright
notice, this list
* *
        of conditions and the following disclaimer.
* *
**
       o Redistributions in binary form must reproduce the above
copyright notice, this
        list of conditions and the following disclaimer in the
documentation and/or
* *
        other materials provided with the distribution.
* *
**
       o Neither the name of Freescale Semiconductor, Inc. nor the names
* *
        contributors may be used to endorse or promote products derived
from this
**
        software without specific prior written permission.
* *
**
       THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND
CONTRIBUTORS "AS IS" AND
       ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
THE IMPLIED
* *
       WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
ARE
       DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS
BE LIABLE FOR
       ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
CONSEQUENTIAL DAMAGES
       (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
SERVICES;
      LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
CAUSED AND ON
       ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR
TORT
**
       (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE
USE OF THIS
       SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
* *
* *
       http:
                             www.freescale.com
* *
       mail:
                             support@freescale.com
* *
* *
       Revisions:
* *
       - rev. 1.0 (2012-06-13)
           Initial version.
**
* *
       - rev. 1.1 (2012-06-21)
* *
           Update according to reference manual rev. 1.
* *
       - rev. 1.2 (2012-08-01)
**
           Device type UARTLP changed to UARTO.
**
       - rev. 1.3 (2012-10-04)
           Update according to reference manual rev. 3.
```

```
MCG module - bit LOLS in MCG S register renamed to LOLSO.
* *
         NV registers - bit EZPORT DIS in NV FOPT register removed.
* *
      - rev. 1.5 (2013-04-05)
* *
         Changed start of doxygen comment.
* *
      - rev. 2.0 (2013-10-29)
**
         Register accessor macros added to the memory map.
**
         Symbols for Processor Expert memory map compatibility added to
the memory map.
         Startup file for gcc has been updated according to CMSIS 3.2.
**
         System initialization updated.
* *
      - rev. 2.1 (2014-07-16)
**
         Module access macro module BASES replaced by module BASE PTRS.
* *
         System initialization and startup updated.
**
      - rev. 2.2 (2014-08-22)
* *
         System initialization updated - default clock config changed.
* *
      - rev. 2.3 (2014-08-28)
**
         Update of startup files - possibility to override DefaultISR
added.
      - rev. 2.4 (2014-10-14)
* *
* *
         Interrupt INT LPTimer renamed to INT LPTMR0.
      - rev. 2.5 (2015-02-19)
* *
         Renamed interrupt vector LLW to LLWU.
* *
* /
/*!
* @file MKL25Z4
* @version 2.5
* @date 2015-02-19
* @brief Device specific configuration file for MKL25Z4 (implementation
file)
* Provides a system configuration function and a global variable that
contains
* the system frequency. It configures the device and initializes the
oscillator
* (PLL) that is part of the microcontroller device.
#include <stdint.h>
#include "MKL25Z4.h"
  -- Core clock
---- */
uint32 t SystemCoreClock = DEFAULT SYSTEM CLOCK;
/* -----
  -- SystemInit()
  ______
---- */
```

**

- rev. 1.4 (2012-11-22)

```
void SystemInit (void) {
#if (DISABLE WDOG)
  /* SIM COPC: COPT=0, COPCLKS=0, COPW=0 */
  SIM->COPC = (uint32 t)0x00u;
#endif /* (DISABLE WDOG) */
#ifdef CLOCK SETUP
  if((RCM->SRS0 & RCM SRS0 WAKEUP MASK) != 0x00U)
    if ((PMC->REGSC & PMC REGSC ACKISO MASK) != 0x00U)
       PMC->REGSC |= PMC REGSC ACKISO MASK; /* Release hold with ACKISO:
Only has an effect if recovering from VLLSx.*/
  }
  /* Power mode protection initialization */
#ifdef SYSTEM SMC PMPROT VALUE
 SMC->PMPROT = SYSTEM SMC PMPROT VALUE;
#endif
  /* System clock initialization */
  /* Internal reference clock trim initialization */
#if defined(SLOW TRIM ADDRESS)
  if ( *((uint8 t*)SLOW TRIM ADDRESS) != 0xFFU) {
/* Skip if non-volatile flash memory is erased */
    MCG->C3 = *((uint8 t*)SLOW TRIM ADDRESS);
  #endif /* defined(SLOW TRIM ADDRESS) */
  #if defined(SLOW FINE TRIM ADDRESS)
    MCG->C4 = (MCG->C4 \& \sim (MCG C4 SCFTRIM MASK)) | ((*(uint8 t*)
SLOW FINE TRIM ADDRESS)) & MCG C4 SCFTRIM MASK);
  #endif
  #if defined(FAST TRIM ADDRESS)
    MCG->C4 = (MCG->C4 \& \sim (MCG C4 FCTRIM MASK)) | ((*(uint8 t*)
FAST TRIM ADDRESS)) & MCG C4 FCTRIM MASK);
  #endif
#if defined(SLOW TRIM ADDRESS)
  #endif /* defined(SLOW TRIM ADDRESS) */
  /* Set system prescalers and clock sources */
  SIM->CLKDIV1 = SYSTEM SIM CLKDIV1 VALUE; /* Set system prescalers */
  SIM->SOPT1 = ((SIM->SOPT1) & (uint32 t)(~(SIM SOPT1 OSC32KSEL MASK))) |
((SYSTEM SIM SOPT1 VALUE) & (SIM SOPT1 OSC32KSEL MASK)); /* Set 32 kHz
clock source (ERCLK32K) */
  SIM->SOPT2 = ((SIM->SOPT2) & (uint32 t)(~(SIM SOPT2 PLLFLLSEL MASK))) |
((SYSTEM_SIM_SOPT2_VALUE) & (SIM_SOPT2_PLLFLLSEL_MASK)); /* Selects the
high frequency clock for various peripheral clocking options. */
  SIM->SOPT2 = ((SIM->SOPT2) & (uint32 t)(~(SIM SOPT2 TPMSRC MASK))) |
((SYSTEM SIM SOPT2 VALUE) & (SIM SOPT2 TPMSRC MASK)); /* Selects the
clock source for the TPM counter clock. */
#if ((MCG MODE == MCG MODE FEI) || (MCG MODE == MCG MODE FBI) ||
(MCG MODE == MCG MODE BLPI))
  /* Set MCG and OSC */
#if ((((SYSTEM_OSCO_CR_VALUE) & OSC_CR_ERCLKEN_MASK) != 0x00U) ||
(((SYSTEM MCG C5 VALUE) & MCG C5 PLLCLKENO MASK) != 0x00U))
  /* SIM SCGC5: PORTA=1 */
  SIM SCGC5 |= SIM SCGC5 PORTA MASK;
  /* PORTA PCR18: ISF=0,MUX=0 */
 PORTA PCR18 &= (uint32 t)~(uint32 t)((PORT PCR ISF MASK |
PORT PCR MUX(0x07));
```

```
if (((SYSTEM MCG C2 VALUE) & MCG C2 EREFSO MASK) != 0x00U) {
  /* PORTA PCR19: ISF=0,MUX=0 */
  PORTA PCR19 &= (uint32 t)~(uint32 t)((PORT PCR ISF MASK |
PORT PCR MUX(0x07));
 }
#endif
 MCG->SC = SYSTEM MCG SC VALUE;
                                       /* Set SC (fast clock internal
reference divider) */
 MCG->C1 = SYSTEM MCG C1 VALUE;
                                   /* Set C1 (clock source selection,
FLL ext. reference divider, int. reference enable etc.) */
  /* Check that the source of the FLL reference clock is the requested
one. */
  if (((SYSTEM MCG C1 VALUE) & MCG C1 IREFS MASK) != 0x00U) {
    while ((MCG->S & MCG S IREFST MASK) == 0 \times 000) {
  } else {
    while((MCG->S & MCG_S_IREFST_MASK) != 0x00U) {
 MCG->C2 = (SYSTEM MCG C2 VALUE) & (uint8 t)(~(MCG C2 LP MASK)); /* Set
C2 (freq. range, ext. and int. reference selection etc.; low power bit is
set later) */
 MCG->C4 = ((SYSTEM_MCG_C4 VALUE) & (uint8 t)(~(MCG C4 FCTRIM MASK |
MCG C4 SCFTRIM MASK))) | (MCG->C4 & (MCG C4 FCTRIM MASK |
MCG C4 SCFTRIM MASK)); /* Set C4 (FLL output; trim values not changed) */
  OSCO->CR = SYSTEM_OSCO CR VALUE;
                                   /* Set OSC CR (OSCERCLK enable,
oscillator capacitor load) */
  #if (MCG MODE == MCG MODE BLPI)
  /* BLPI specific */
  MCG->C2 \mid = (MCG C2 LP MASK);
                                 /* Disable FLL and PLL in bypass
mode */
  #endif
#else /* MCG MODE */
  /* Set MCG and OSC */
  /* SIM SCGC5: PORTA=1 */
  SIM SCGC5 |= SIM SCGC5 PORTA MASK;
  /* PORTA_PCR18: ISF=0,\overline{M}UX=0 \overline{*}/
  PORTA PCR18 &= (uint32 t)~(uint32 t)((PORT PCR ISF MASK |
PORT PCR MUX(0x07));
  if (((SYSTEM MCG C2 VALUE) & MCG C2 EREFSO MASK) != 0x00U) {
  /* PORTA PCR19: ISF=0,MUX=0 */
  PORTA PCR19 &= (uint32 t)~(uint32 t) ((PORT PCR ISF MASK |
PORT PCR MUX(0 \times 07));
 MCG->SC = SYSTEM MCG SC VALUE;
                                 /* Set SC (fast clock internal
reference divider) */
  MCG->C2 = (SYSTEM MCG C2 VALUE) & (uint8 t)(~(MCG C2 LP MASK)); /* Set
C2 (freq. range, ext. and int. reference selection etc.; low power bit is
set later) */
 OSCO->CR = SYSTEM OSCO CR VALUE;
                                      /* Set OSC CR (OSCERCLK enable,
oscillator capacitor load) */
  #if (MCG_MODE == MCG MODE PEE)
  MCG->C1 = (SYSTEM MCG C1 VALUE) | MCG C1 CLKS(0x02); /* Set C1 (clock
source selection, FLL ext. reference divider, int. reference enable etc.)
- PBE mode*/
  #else
                                   /* Set C1 (clock source selection,
 MCG->C1 = SYSTEM MCG C1 VALUE;
FLL ext. reference divider, int. reference enable etc.) */
  #endif
```

```
if (((SYSTEM MCG C2 VALUE) & MCG C2 EREFSO MASK) != 0x00U) {
    while ((MCG->S & MCG S OSCINITO MASK) == 0 \times 000) { /* Check that the
oscillator is running */
   }
  }
  /* Check that the source of the FLL reference clock is the requested
  if (((SYSTEM MCG C1 VALUE) & MCG C1 IREFS MASK) != 0x00U) {
    while ((MCG->S & MCG S IREFST MASK) == 0 \times 000) {
    }
  } else {
    while((MCG->S & MCG S IREFST MASK) != 0x00U) {
  }
  MCG->C4 = ((SYSTEM MCG C4 VALUE) & (uint8 t)(~(MCG C4 FCTRIM MASK |
MCG C4 SCFTRIM MASK))) | (MCG->C4 & (MCG C4 FCTRIM MASK |
MCG C4 SCFTRIM MASK)); /* Set C4 (FLL output; trim values not changed) */
#endif /* MCG MODE */
  /* Common for all MCG modes */
  /* PLL clock can be used to generate clock for some devices regardless
of clock generator (MCGOUTCLK) mode. */
 MCG->C5 = (SYSTEM MCG C5 VALUE) & (uint8 t)(~(MCG C5 PLLCLKEN0 MASK));
/* Set C5 (PLL settings, PLL reference divider etc.) */
 MCG->C6 = (SYSTEM MCG C6 VALUE) & (uint8 t)~(MCG C6 PLLS MASK); /* Set
C6 (PLL select, VCO divider etc.) */
  if ((SYSTEM MCG C5 VALUE) & MCG C5 PLLCLKENO MASK) {
    MCG->C5 |= MCG C5 PLLCLKENO MASK; /* PLL clock enable in mode other
than PEE or PBE */
  /* BLPE, PEE and PBE MCG mode specific */
#if (MCG MODE == MCG MODE BLPE)
 MCG->C2 \mid = (MCG C2 LP MASK);
                                      /\star Disable FLL and PLL in bypass
mode */
#elif ((MCG MODE == MCG MODE PBE) || (MCG MODE == MCG MODE PEE))
 MCG->C6 \mid = (MCG C6 PLLS MASK);
                                      /* Set C6 (PLL select, VCO divider
etc.) */
 while ((MCG->S & MCG S LOCKO MASK) == 0x00U) { /* Wait until PLL is
  }
  #if (MCG MODE == MCG MODE PEE)
 MCG->C1 &= (uint8 t)~(MCG C1 CLKS MASK);
  #endif
#endif
#if ((MCG MODE == MCG MODE FEI) || (MCG MODE == MCG MODE FEE))
  while((MCG->S & MCG S CLKST MASK) != 0x00U) { /* Wait until output of
the FLL is selected */
 }
  /* Use LPTMR to wait for 1ms for FLL clock stabilization */
 SIM SCGC5 |= SIM SCGC5 LPTMR MASK; /* Alow software control of LPMTR
  LPTMRO->CMR = LPTMR CMR COMPARE(0); /* Default 1 LPO tick */
  LPTMR0->CSR = (LPTMR CSR TCF MASK | LPTMR CSR TPS(0x00));
  LPTMR0->PSR = (LPTMR PSR PCS(0x01) | LPTMR PSR PBYP MASK); /* Clock
source: LPO, Prescaler bypass enable */
  LPTMR0->CSR = LPTMR CSR TEN MASK;
                                      /* LPMTR enable */
  while ((LPTMR0 CSR & LPTMR CSR TCF MASK) == 0u) {
```

```
LPTMR0 CSR = 0 \times 00;
                                    /* Disable LPTMR */
 SIM_SCGC5 &= (uint32_t)~(uint32_t)SIM_SCGC5_LPTMR MASK;
#elif ((MCG_MODE == MCG_MODE_FBI) || (MCG_MODE == MCG_MODE_BLPI))
 while((MCG->S & MCG_S_CLKST_MASK) != 0x04U) { /* Wait until internal
reference clock is selected as MCG output */
#elif ((MCG MODE == MCG MODE FBE) || (MCG MODE == MCG MODE PBE) ||
(MCG MODE == MCG MODE BLPE))
 while ((MCG->S & MCG S CLKST MASK) != 0x08U) { /* Wait until external
reference clock is selected as MCG output */
#elif (MCG MODE == MCG MODE PEE)
 while((MCG->S & MCG_S_CLKST_MASK) != 0x0CU) { /* Wait until output of
the PLL is selected */
 }
#endif
\#if (((SYSTEM\_SMC\_PMCTRL\_VALUE) \& SMC\_PMCTRL_RUNM\_MASK) == (0x02U <<
SMC PMCTRL RUNM SHIFT))
 SMC->PMCTRL = (uint8_t)((SYSTEM SMC PMCTRL VALUE) &
(SMC PMCTRL RUNM MASK)); /* Enable VLPR mode */
 while (SMC->PMSTAT != 0x04U) { /* Wait until the system is in
VLPR mode */
 }
#endif
 /* PLL loss of lock interrupt request initialization */
 if (((SYSTEM MCG C6 VALUE) & MCG C6 LOLIEO MASK) != OU) {
   interrupt request */
 }
#endif
  -- SystemCoreClockUpdate()
  _____
---- */
void SystemCoreClockUpdate (void) {
                                    /* Variable to store output clock
 uint32 t MCGOUTClock;
frequency of the MCG module */
 uint16 t Divider;
  if ((MCG->C1 & MCG C1 CLKS MASK) == 0 \times 000) {
   /* Output of FLL or PLL is selected */
   if ((MCG->C6 \& MCG C6 PLLS MASK) == 0x00U) {
     /* FLL is selected */
     if ((MCG->C1 \& MCG C1 IREFS MASK) == 0x00U) {
       /* External reference clock is selected */
       MCGOUTClock = CPU XTAL CLK HZ; /* System oscillator drives MCG
clock */
       if ((MCG->C2 & MCG C2 RANGEO MASK) != 0x00U) {
         switch (MCG->C1 & MCG C1 FRDIV MASK) {
         case 0x38U:
           Divider = 1536U;
           break;
         case 0x30U:
           Divider = 1280U;
           break;
```

```
default:
           Divider = (uint16 t) (32LU << ((MCG->C1 & MCG C1 FRDIV MASK)
>> MCG_C1_FRDIV_SHIFT));
           break;
          }
        } else {/* ((MCG->C2 & MCG C2 RANGE MASK) != 0x00U) */
         Divider = (uint16 t)(1LU << ((MCG->C1 & MCG C1 FRDIV MASK) >>
MCG C1 FRDIV SHIFT));
       }
       MCGOUTClock = (MCGOUTClock / Divider); /* Calculate the divided
FLL reference clock */
      } else { /* (!(MCG->C1 & MCG C1 IREFS MASK) == 0x00U)) */
       MCGOUTClock = CPU INT SLOW CLK HZ; /* The slow internal reference
clock is selected */
      /* (!((MCG->C1 & MCG C1 IREFS MASK) == 0x00U)) */
      /* Select correct multiplier to calculate the MCG output clock */
      switch (MCG->C4 & (MCG_C4_DMX32_MASK | MCG_C4_DRST_DRS_MASK)) {
       case 0x00U:
         MCGOUTClock *= 640U;
         break;
       case 0x20U:
         MCGOUTClock *= 1280U;
         break;
        case 0x40U:
         MCGOUTClock *= 1920U;
         break;
       case 0x60U:
         MCGOUTClock *= 2560U;
         break;
       case 0x80U:
         MCGOUTClock *= 732U;
         break;
       case 0xA0U:
         MCGOUTClock *= 1464U;
         break:
       case 0xC0U:
         MCGOUTClock *= 2197U;
         break:
       case 0xE0U:
         MCGOUTClock *= 2929U;
       default:
         break;
    /* PLL is selected */
      Divider = (((uint16 t)MCG->C5 \& MCG C5 PRDIV0 MASK) + 0x01U);
     MCGOUTClock = (uint32 t) (CPU XTAL CLK HZ / Divider); /* Calculate
the PLL reference clock */
     Divider = (((uint16 t)MCG->C6 & MCG C6 VDIV0 MASK) + 24U);
     MCGOUTClock *= Divider;
                                      /* Calculate the MCG output clock
* /
    /* (!((MCG->C6 & MCG C6 PLLS MASK) == 0x00U)) */
  } else if ((MCG->C1 & MCG C1 CLKS MASK) == 0x40U) {
    /* Internal reference clock is selected */
    if ((MCG->C2 \& MCG C2 IRCS MASK) == 0x00U) {
     MCGOUTClock = CPU INT SLOW CLK HZ; /* Slow internal reference clock
    } else { /* (!((MCG->C2 & MCG C2 IRCS MASK) == 0x00U)) */
```

```
Divider = (uint16 t)(0x01LU << ((MCG->SC & MCG SC FCRDIV MASK) >>
MCG SC FCRDIV SHIFT));
     MCGOUTClock = (uint32 t) (CPU INT FAST CLK HZ / Divider); /* Fast
internal reference clock selected */
   } else if ((MCG->C1 & MCG C1 CLKS MASK) == 0x80U) {
   /* External reference clock is selected */
   MCGOUTClock = CPU XTAL CLK HZ; /* System oscillator drives MCG
clock */
  } else { /* (!(MCG->C1 & MCG C1 CLKS MASK) == 0x80U)) */
   /* Reserved value */
   return;
  SIM CLKDIV1 OUTDIV1 MASK) >> SIM CLKDIV1 OUTDIV1 SHIFT)));
}
/**
* @file main.c
* @brief This file is to be used to call Project1 from main
* This file contains the main() function which is thefirst function to
be executed and from here the required project file can be entered
* @author Sowmya Akella
* @date June 25, 2017
 */
//#include "project1.h"
#include "project2.h"
#include <stdio.h>
int main()
#ifdef PROJECT2
    project2();
#endif
    return 0;
}
/**
* @file unit test.c
* @brief This file contains unit tests for testing conversion.c
 * @author Sowmya Akella
 * @date July 16, 2017
 */
#include <math.h>
#include <stdlib.h>
#include <stdio.h>
#include <stdint.h>
#include <stdarg.h>
#include <stddef.h>
#include <setjmp.h>
#include <cmocka.h>
#include "conversion.h"
 * @brief - Checking that big to little function doesn't return invalid
pointer status and converts correctly
```

```
* @param - arguments - cmocka state double pointer
 * @return - none
 */
void big to little(void **state)
  uint32 t data[BTOL TEST SIZE] = \{0x51,0x24,0x25\};
  int8 t status;
  status = big_to_little32(data, BTOL TEST SIZE);
  assert int not equal(status,INVALID POINTER);
  assert int equal(data[0], 0x25);
  assert_int_equal(data[1],0x24);
 assert int equal(data[2],0x51);
}
/*
 * @brief - Checking that littleto big function doesn't return invalid
pointer status and converts correctly
 * @param - arguments - cmocka state double pointer
 * @return - none
void little to big(void **state)
 uint32 t data[LTOB TEST SIZE] = \{0x51,0x24,0x25\};
  int8 t status;
  status = little to big32(data,LTOB TEST SIZE);
  assert_int_not_equal(status,INVALID POINTER);
  assert int equal(data[0],0x25);
  assert int equal(data[1], 0x24);
  assert int equal(data[2],0x51);
}
/*
 * @brief - Main with list of function pointers
 ^{\star} @param - arguments argc and argv
 * @return - Test results
int main(int argc, char **argv)
 const struct CMUnitTest tests[] = {
    cmocka unit test(big to little),
   cmocka unit test(little to big),
  return cmocka run group tests (tests, NULL, NULL);
}
/**
 * @file project2.c
 * @brief This file is to be used to project 2.
 * @author Sowmya
 * @date July 15, 2017
 */
#include <stdio.h>
#include <stdint.h>
#include "platform.h"
#include "circbuf.h"
```

```
#include "debug.h"
#include "project2.h"
void project2 (void)
 printf("\nWIll not matter because unit test main will be executed\n");
}
/**
* @file debug.h
 * @brief This is the header file required to execute the debug.c file
* This file contains the standard libraries and function definition of
print memory() required for the debugging
 * @author Sowmya Akella
 * @date June 25, 2017
 */
#ifndef __DEBUG_H_
#define DEBUG H
# include <stdint.h>
# include <stdio.h>
# include <stdlib.h>
/*
Prints the contents of the memory used for debugging purpose
Input - Array start address and length
Returns - None
*/
void print memory(uint8 t * start, uint32 t length);
#endif /* __DEBUG_H__ *//**
* @file memory.h
* @brief This file is the header files and function prototypes needed
for compiling the memory.c file
 * This file contains standard include libraries and memory manipulation
header files
 * @author Sowmya Akella
 * @date June 25, 2017
 */
#ifndef __MEMORY_H_
#define MEMORY H
# include <stdint.h>
# include <stdio.h>
# include <stdlib.h>
# include <stdbool.h>
#define INVALID POINTER 1
#define DATA SET SIZE W (10)
#define MEM SET SIZE B (32)
#define MEM SET SIZE W (8)
#define MEM ZERO LENGTH (16)
```

```
#define TEST MEMMOVE LENGTH (16)
#define TEST_ERROR
#define TEST NO ERROR
                            (0)
#define TESTCOUNT
                            (8)
/*
This function copies byte by byte from source to destination
NOTE: my memmove() checks the lengths of source and destination hence no
memory is corrupted
Inputs - pointer to source, pointer to destination, length of the bytes
to be copied
Returns - uint8 t
* /
uint8 t * my memmove(uint8 t * src, uint8 t * dst, size t length);
This function copies byte by byte from source to destination
NOTE: my memcpy() doesn't check the lengths of source and destination
hence some memory locations could get corrupted with unwanted data
Inputs - pointer to source, pointer to destination, length of the bytes
to be copied
Returns - pointer to destination byte - uint8 t
uint8 t * my memcpy(uint8 t * src, uint8 t * dst, size t length);
/*
This function sets the source with value till a specified length
Inputs - Pointer to source, length of bytes to be changed, Value to be
placed in the source
Returns - Pointer to the source, uint8 t
uint8 t * my memset(uint8 t * src, size t length, uint8 t value);
/*
This function zero out all of the memory that a source pointer points to
upto a given length
Inputs - pointer to source, length
Returns - Pointer to source, uint8 t
uint8 t * my memzero(uint8 t * src, size t length);
This function reverses the contents of a memory location upto a given
Input - Source pointer , length of bytes to be reversed
Returns - Pointer to the source, uint8 t
*/
uint8 t * my reverse(uint8 t * src, size t length);
/*
Reserves a given length of memory dynamically
Input - Length of the dynamic memory needed
Returns - A pointer pointing to the allocated memory, uint32 t
uint32 t * reserve words(size t length); /* Changed to unsigned to match
with free words function*/
/*
Frees the dynamically allocated memory
```

```
Input - Pointer to the source
Returns - None
* /
void free words(uint32 t * src);
/*
Generic swap function to swap two bytes
Inputs - Two byte pointers a and b pointing to two bytes that need to be
swapped
Returns - None
* /
void swap(uint8 t*, uint8 t*);
\#endif /* MEMORY H *//**
* @file debug.c
* @brief This file is to be used to debug project 1
  This file is used to test the outputs of Project 1 by displaying hex
output what array that is passed into the function
 * @author Sowmya Akella
 * @date June 25, 2017
*/
# include "debug.h"
void print memory(uint8 t * start, uint32 t length)
#ifdef VERBOSE
     uint8 t i;
     if(start == NULL)
       printf("\nNothing is assigned to start pointer..exiting\n");
       exit(1);
     printf("The hex output of the bytes are :\n");
     for(i=0;i<length;i++)</pre>
          printf("%x ",*(start+i));
     printf("\n");
#else
   return;
#endif
*****
* @file conversion.c
* @brief This file is contains four functions : itoa, atoi , big endian to
little endian and little endian to big endian.
 * @author Sreela Pavani Bhogaraju
 * @date Jun 25,2017
*******************
#include "conversion.h"
/*
```

```
* @brief - itoa converts integer to a string of ASCII characters and
returns the size of the string including the minus and the null
  terminator
   Long: Signed integer is converted into the given base and this data
is again converted into ASCII and is stored in a string . Then the *size
of the string is returned
 * @param - 1st argument :the integer which needs to be converted to
ASCII ,
            2nd argument : the pointer to the ASCII string,
            3rd argument :base , the number system into which the given
signed integer should be converted into and then converted to ASCII
 * @return - length of the string including the minus and null terminator
 */
uint8_t my_itoa(int32_t data, uint8_t * ptr, uint32_t base)
     uint32 t check=data; //data is copied into check to find out the
length of the string without affecting data
     uint8 t stringsize=0;
     uint8 t length = 0;
     uint8 t sign=0;
                          // sign=0 means the given signed integer is
positive and sign=1 means the given signed integer is negative
     if(data<0)
           data=-data; //data is made positive so that calculations
become easier , the minus sign is added later on in the code
           sign=1;
    check = data;
     }
  while (check!=0) //the number is divided by the base until the quotient
is zero , this helps in finding out the length of the string
    check=check/base;
    stringsize ++;
     length = stringsize;
     ptr = ptr+stringsize+sign;
 *(ptr)='\0'; //the last byte of the string is NULL
     while(length>0)
  {
           if(data!=0)
             ptr--;
           if (data%base>=10)
             *ptr=(data%base)+55; //this moves the ASCII values of
numbers between 10 and 15 into the pointer location
                 data=data/base;
           }
           else
             *ptr=(data%base)+48; //this moves the ASCII values of
numbers between 0 and 9 into the pointer location
                 data=data/base;
  length--;
   }
  if (sign==1)
```

```
ptr = ptr-1;
  *ptr=45; //ASCII value of minus sign
  return(stringsize+sign+1);
}
* @brief - atoi converts an ASCII string into a signed integer and
returns it
   Long: A pointer to an ASCII string is given along with the base and
length of the string , the set of ASCII characters are converted
back into the signed integer using the base given
* @param - 1st argument : the pointer to the ASCII string ,
            2nd argument :length of the string,
*
            3rd argument :base , the number system into which the given
ASCII string should be converted to a signed integer
* @return - the signed integer
 */
int32 t my atoi(uint8 t * ptr, uint8_t digits, uint32_t base)
uint8 t i=0, j=0, n=0;
uint8 t sign=0;
uint3\overline{2} t b=1;
 int32 t number=0;
   if(*ptr==45)
   {
  ptr++;
   sign=1;
   digits--;
   for(i=digits-1;i!=0;i--)
     b=1;
     if(*ptr>=65)
     n=*ptr-55; // n is between A to F
     }
     else
     {
      n=*ptr-48; // n is between 0 to 9
     for (j=i-1; j!=0; j--)
     {
     b=b*base;
    }
    number=(n*b) +number;
    digits--;
    ptr++;
   if(sign==1)
   number=-number;
  return (number);
}
/*
```

```
* @brief - big to little converts array of data from big endian to
little endian representation and returns a non zero value if the
* conversion fails
* @param - 1st argument :pointer to array of data in big endian
representation ,
           2nd argument :length of the data array,
\star @return - 0 for successful conversion , 1 for NULL pointer and 2 for
an empty array
int8 t big to little32(uint32 t * data, uint32 t length)
int8 t i=length-1;
uint32 t t;
if (data==NULL)
 return 1;
 if(*data=='\0')
 return 2;
 else
 {
 while (i>0)
  t=*(data+i);
  *(data+i)=*data;
  *data =t;
  data++;
  i=i-2;
  }
 return 0;
 }
}
* @brief - little_to_big32 converts array of data from little endian to
big endian representation and returns a non zero value if *the
conversion fails
* @param - 1st argument :pointer to array of data in little endian
representation ,
            2nd argument :length of the data array,
 * @return - 0 for successful conversion , 1 for NULL pointer and 2 for
an empty array
*/
int8 t little to big32(uint32 t * data, uint32 t length)
int8 t i=length-1;
uint32 t t;
 if(data==NULL)
 return 1;
 if(*data=='\0')
 {
 return 2;
 else
```

```
while (i>0)
  t=*(data+i);
  *(data+i)=*data;
  *data =t;
  data++;
  i=i-2;
 }
 return 0;
# include <stdint.h>
# include <stdio.h>
# include <stdlib.h>
# include "circbuf.h"
/* Function to initialize the circular buffer*/
CB status CB init(CB t * buf pointer, uint8 t length)
     if(buf_pointer == NULL)
           return null error circbuff;
     buf pointer->length = length;
     buf pointer->head = 0;
     buf pointer->tail = 0;
     buf pointer->count = 0;
     buf pointer->buffer = (uint8 t*)calloc(length, sizeof(uint8 t));
     if(buf pointer->buffer == NULL)
          status = null error databuff;
     else
           status = success;
     return status;
/*Function to add an item to the circular buffer*/
CB status CB buffer add item(CB t * buf pointer, uint8 t new item)
     if(buf pointer == NULL)
           status = null_error_circbuff;
         return status;
      }
     status = CB is full(buf pointer);
     if(status == buf full)
           status = buf full;
         return status;
     }
    else
     buf pointer->buffer[buf_pointer->head] = new_item;
     (buf pointer->count)++;
     status = success;
```

```
if(((buf_pointer->head) + 1)>((buf_pointer->length)-1))
           buf pointer->head = 0;
        else
           buf pointer->head++;
    return status;
}
/*Function to remove an item from the circular buffer*/
CB status CB buffer remove item(CB t * buf pointer, uint8 t *
item removed)
     if(buf pointer == NULL)
           status = null error circbuff;
         return status;
      }
     status = CB is empty(buf pointer);
     if(status == buf empty)
           status = buf empty;
         return status;
      }
     else
           *item removed = buf pointer->buffer[buf pointer->tail];
           buf pointer->buffer[buf pointer->tail]=0;
           buf pointer->count--;
           status = success;
        if(((buf pointer->tail)+1)>((buf pointer->length)-1))
           buf pointer->tail = 0;
        else
           buf pointer->tail++;
    return status;
/*Function to check if the circular buffer is full*/
CB_status CB_is_full(CB_t * buf_pointer)
     if(buf pointer == NULL)
           status = null error circbuff;
         return status;
      }
     if((buf pointer->head == buf pointer->tail) && buf pointer->count
! = 0)
           status = buf full;
     else
           status = success;
     return status;
/*Function to check of the circular buffer is empty*/
CB status CB is empty(CB t * buf pointer)
     if(buf pointer == NULL)
```

```
status = null_error_circbuff;
         return status;
     if((buf pointer->head == buf pointer->tail) && buf pointer->count
== 0)
           status = buf empty;
     else
           status = success;
     return status;
/*Function to peek into the circular buffer and check the value stored at
a position*/
CB status CB peek(CB t * buf pointer, uint8 t peek position, uint8 t *
peek item)
{
     if(buf pointer == NULL)
           status = null error circbuff;
         return status;
      *peek item = buf pointer->buffer[peek position];
     if(peek item == NULL)
           status = null error databuff;
     else
           status = success;
     return status;
}
/*Function to deallocate the circ buffer pointer and data buffer
pointer*/
CB status CB destroy(CB t * buf pointer)
     if(buf pointer == NULL)
           status = null_error_circbuff;
         return status;
      }
     free((void*)buf pointer->buffer);
     free((void*)buf pointer);
     status = free success;
     return status;
}
/*
 * uart.h
 * Created on: Jul 16, 2017
      Author: AnnSneha
#ifndef SOURCES UART H
#define SOURCES UART H
#define BIT0 0X00
```

```
#include<stdio.h>
#include<stdint.h>
void UART configure();
uint8_t UART_send(uint8_t *character);
uint8 t UART send n(uint8 t *data , uint8 t length);
uint8_t UART_receive(uint8_t *receivedchar);
uint8 t UART receive n(uint8 t *receivedata , uint8 t length);
#endif /* SOURCES UART H */
/**
 * @file main.c
 * @brief This file is to be used to call Project1 from main
 * This file contains the main() function which is thefirst function to
be executed and from here the required project file can be entered
 * @author Sowmya Akella
 * @date June 25, 2017
 */
//#include "project1.h"
#include "project2.h"
#include <stdio.h>
int main()
//#ifdef PROJECT1
     project1();
     printf("\nEntered main\n");
#ifdef PROJECT2
     printf("\nEntered ifdef condition\n");
     project2();
#endif
     return 0;
#include<uart.h>
#include "MKL25Z4.h"
#include<stdint.h>
#include<stdio.h>
uint32 t baud=115200;
uint16 t sbrate=0;
uint32 t MCGfreq=48000000;
void UART configure()
     /* we are going to use UARTO because it has DMA interface function
which can be used in project3 */
     /*enabling clocks*/
     SIM SCGC4|=SIM SCGC4 UART0(1); // Clock enabled for UART
     SIM SOPT2 | = SIM SOPT2 UARTOSRC(1); // MCGFLLCLK clock selected for
UART0
     SIM SCGC5|=SIM SCGC5 PORTE MASK; // clock enabled for PORTE
      /*UARTO configuration*/
     PORTE PCR20|=PORT PCR MUX(4); //TX of UARTO functionality is used
     PORTE PCR21|=PORT PCR MUX(4); //RX of UARTO functionality is used
     UARTO C2 = BITO; //diable rx, tx
     UARTO C1|=UARTO C1_LOOPS_MASK; //loop back mode
    UARTO BDH|=UARTO BDH SBNS(0);// one stop bit selected
```

```
sbrate=MCGfreq/(baud*16); //sbr
    UARTO BDH =((sbrate>>8)&UART BDH SBR MASK); // baud rate register
high
    low
    UARTO C2|=UART C2 RIE MASK; //enable interrupts
    UARTO C2|=UART C2 TE MASK|UART C2 RE MASK; // enable interrupts
}
uint8 t UART send(uint8 t *character)
     if(character==NULL)
          return 0;
     }
     while (UARTO S1 & UARTO S1 TDRE MASK==0) // block transmission
     UART0 D=*character;
     return 1;
}
uint8 t UART send n(uint8 t *data , uint8 t length)
     uint8_t counter=0;
     if (data==NULL)
          return 0;
     }
     if(length==0)
     {
          return 0;
     for(counter=0;counter<length;counter--) //transmission blocking is</pre>
done in UART send
          UART send(data+counter);
     return 1;
}
uint8 t UART receive(uint8 t *receivedchar)
     if(receivedchar=NULL)
          return 0;
     }
     while (UARTO S1 &UARTO S1 RDRF MASK==0)
           *receivedchar= UART0 D;
     return 1;
}
uint8 t UART receive n(uint8 t *receivedata , uint8 t length)
     uint8 t counter=0;
     if(receivedata==NULL)
     {
          return 0;
```

```
}
     if(length==0)
           return 0;
      }
     for(counter=0;counter<length;counter--) //transmission blocking is</pre>
done in UART send
           UART receive(receivedata+counter);
      }
     return 1;
/**
* @file project2.c
 * @brief This file is to be used to project 1.
 \star @author Sowmya , Pavani
 * @date July 16 2017
 */
#include <stdio.h>
#include <stdint.h>
#include "circbuf.h"
#include "debug.h"
#include "project2.h"
void project2(void)
{
/*Checking no of alphabets in the string*/
void alpha_count(int8_t * src, int32_t length)
      /* Checking Alpha Count in the string */
  uint8 t count1 = 0;
  uint8 t i=0;
  if(length > 0)
    for(i = 0; i < length; i++)
            /* if condition to check for Alphabetical characters */
      if((*src >= 'a' && *src <= 'z') || (*src >= 'A' && *src <= 'Z'))
        count1++;
      }
      src++;
    }
  }
/*Checking number of punctuations*/
void punct count(int8 t * src, int32 t length)
                /* Checking Punctuations Count in the string */
 uint8 t count2=0;
 uint8 t i;
  if(length > 0)
```

```
for(i = 0; i < length; i++)
     if((int)*src > 33 && (int)*src < 48){
                                                                /* if
condition to check for punctuation characters */
      count2++;
      }
      src++;
   }
 }
/*Checking no of misc characters*/
void misc count(int8 t * src, int32 t length)
 uint8 t count3=0;
 uint8 t i;
 if(length > 0)
    for(i = 0; i < length; i++)
                                              /* if condition to check
for miscelleneous characters */
      if(((int)*src > 0 && (int)*src < 33) || ((int)*src > 59 &&
(int)*src < 65) \mid \mid ((int)*src > 90 && (int)*src < 97) \mid \mid ((int)*src > 120)
&& (int)*src < 128)){
       count3++;
      }
      src++;
  }
/*Checking number of numbers*/
void num count(int8 t * src, int32 t length)
          /* Checking Miscellaneous Count in the string */
 uint8 t count4=0;
 uint8 t i=0;
  if(length > 0)
   for(i = 0; i < length; i++)
    { /* if condition to check for Numbers */
      if(*src >= '0' && *src <= '9')
       count4++;
      }
      src++;
  }
}
/**
 * @file debug.c
 * @brief This file is to be used to debug project 1
  This file is used to test the outputs of Project 1 by displaying hex
output what array that is passed into the function
* @author Sowmya Akella
* @date June 25, 2017
 */
```

```
# include "debug.h"
void print_memory(uint8_t * start, uint32_t length)
#ifdef VERBOSE
     uint8 t i;
     if(start == NULL)
       printf("\nNothing is assigned to start pointer..exiting\n");
       exit(1);
     printf("The hex output of the bytes are :\n");
     for(i=0;i<length;i++)</pre>
           printf("%x ",*(start+i));
     printf("\n");
#else
  return;
#endif
}#include <stdio.h>
                                               /* Including header files
#include <stdint.h>
#include <stdbool.h>
#include "data.h"
#include "log.h"
#ifdef PRINT FREEDOM
#define print(...)
#endif
/* Definition of my itoa function */
int8 t * my itoa(int8 t * str,int32 t data,int32 t base)
     if((NULL != str) && (base>DATA_NUM_ZERO)) /* Check for NULL
pointer and base >0 */
           bool negativeSignBit = false;
                                                  /* Initializing
variables one for counter and the other for check for negative input data
* /
           int8 t increment =DATA NUM ZERO;
           if(data == DATA_NUM_ZERO)
                                                   /* Check for input
data is zero. If zero returning ascii value of character '0' */
                 *str = '0';
                 str++;
                 increment++;
           }
           if(data <DATA NUM ZERO && base==DATA NUM TEN)</pre>
                                                                /* Check
for input data is negative. Making negativeSignBit to true
                                                                and
converting data to positive */
                 negativeSignBit = true;
```

```
data = -data;
           }
                                                             /* Check for
input data is greater than zero */
           if(data>DATA NUM ZERO)
           {
                                                           /* Loop untill
the data becomes zero */
                                                           /* Logic for
itoa:Converting input integer to ascii value by adding ascii character
'0' to each digit in the input number, to convert input to ascii
character */
                 while(data != DATA NUM ZERO)
                       uint8 t remainder = data % base;
                                                         /* For base
hexamdecimal, remainder is greater than nine. For lower bases,
                                                            remainder will
be lower than nine */
                       if(remainder>DATA NUM NINE)
                             *str = (remainder-DATA NUM TEN) + 'a';
                       }
                       else
                            *str = remainder + '0';
                       if(base != DATA NUM ZERO)
                            data = data/base;
                       str++;
                       increment++;
                 }
                                                             /* If input
data is negative. adding ascii character '-' at the end of the string */
           if(negativeSignBit == true)
           {
                 *str = '-';
                 str++;
                 increment++;
           *str = '\0';
                                                         /* Calling
my reverse function of 'memory.h' to reverse the character array pointer
by pointer str */
           my reverse((uint8 t *)(str-increment), (uint32 t)increment);
           return str;
      }
     else
      {
                                                         /* Returning -1
for error cases */
          return DATA NUM ZERO;
      }
/*Definition of my atoi function*/
```

```
int32 t my atoi(int8 t * str)
                                                          /* Check for
NULL pointer */
     if(str != NULL)
                                                       /* Initializing
variables one for checking negative input data and the other for sum */
           int32_t sum = DATA_NUM ZERO;
           int8 t signBit = DATA NUM ONE;
           if(*str == '-')
                 signBit = DATA NUM NEGATIVEONE;
                 str++;
           }
                                                      /* Loop untill the
string terminates by null charater */
                                                      /* Logic for
atoi:Converting input ascii value to integer by subtracting the ascii
value '0'
                                                      from input ascii
value pointed by *str and left shifting towards MSB */
           while(*str != '\0')
           {
                                                   /* check for if any
character alphabet is present in the given input */
                                                   /* if there is any
charcter alphabet in the input then returning error case */
                 if(*str < '0' || *str > '9')
                       return DATA ERROR VALUE;
                 }
                 else
                       sum = ((sum<<DATA NUM THREE)+(sum<<DATA NUM ONE))</pre>
+ ((*str)-'0');
                       str++;
                 }
           return signBit*sum;
      }
     else
           /* Returning -1 for error cases */
           return DATA_ERROR_VALUE;
      }
}
/*Definition of big to little32 function*/
int8 t big to little32(uint32 t * data, uint32 t length)
                                                                /* Check
for NULL pointer and length >0 */
     if((data!=NULL) && (length>DATA NUM ZERO))
      {
                                                              /* Declaring
ptr pointer variabe for input data */
```

```
uint8 t *ptr;
           ptr = (uint8 t *) data;
           uint32 t temp;
                                                             /* Loop untill
the given input length*/
                                                            /* Logic for
big to little32: Swapping the numbers so that the MSB wil be stored in
lower address byte and LSB will be stored in higher address byte */
                                                              /* Byte 4
swapped with Byte 1, and Byte 2 is swapped with Byte 3 */
           for(uint8 t index=DATA NUM ZERO;index<length;index++)</pre>
                 temp = *ptr;
                 *ptr=*(ptr+DATA NUM THREE);
                 *(ptr+DATA NUM THREE) = temp;
                 temp =*(ptr+DATA NUM ONE);
                 *(ptr+DATA NUM ONE) = *(ptr+DATA NUM TWO);
                 *(ptr+DATA NUM TWO) = temp;
                 ptr = ptr+DATA NUM FOUR;
           return DATA NUM ZERO;
      }
     else
      {
                                                            /* Returning -1
for error cases */
           return DATA ERROR VALUE;
      }
/*Definition of little to big32 function*/
int8 t little to big32(uint32 t * data, uint32 t length)
                                                               /* Check for
NULL pointer and length >0 */
     if((data!=NULL) && (length>DATA_NUM_ZERO))
                                                              /* Declaring
ptr pointer variabe for input data */
           uint8 t *ptr;
           ptr = (uint8 t *) data;
           uint32 t temp;
                                                              /* Loop
untill the given input length*/
                                                             /* Logic for
big to little32:Swapping the numbers so that the LSB wil be stored in
lower address byte and MSB will be stored in higher address byte */
           for(uint8 t index=DATA NUM ZERO;index<length;index++)</pre>
            {
                 temp = *ptr;
                 *ptr=*(ptr+DATA NUM THREE);
                 *(ptr+DATA_NUM_THREE) = temp;
                 temp =* (ptr+DATA NUM ONE);
                 *(ptr+DATA_NUM_ONE) = *(ptr+DATA NUM TWO);
                 *(ptr+DATA NUM TWO) = temp;
                 ptr = ptr+DATA NUM FOUR;
           return DATA NUM ZERO;
```

```
}
     else
      {
           /* Returning -1 for error cases */
           return DATA ERROR VALUE;
      }
}
/*
Prints the contents of the memory used for debugging purpose
Input - Array start address and length
Returns - None
void print memory(uint8 t * start, uint32 t length)
     uint8 t i;
     if(start == NULL)
        printf("\nNothing is assigned to start pointer..exiting\n");
     printf("The hex output of the bytes are :\n");
     for(i=0;i<length;i++)</pre>
           printf("%x ",*(start+i));
     }
     printf("\n");
    return;
}
int32 t NUMERIC COUNT(int8 t * src, int32 t length) { /* Checking Numeric
Count in the string */
     uint8 t counter=0;
     uint8 t index=0;
     if(length > 0)
           for(index = 0; index < length; index++){      /* if condition</pre>
to check for Numbers */
                 if(*src >= '0' && *src <= '9')
                       counter++;
                 src++;
           }
           uint8_t *temp;
           temp = &counter;
           BinaryLogger *logger;
           logger = (BinaryLogger*)malloc(sizeof(BinaryLogger));
           if(logger != 0){
                 create log item(logger, DATA NUMERIC COUNT, 1, temp);
                 #ifdef DEBUG
                 #ifdef FRDMWITHCIRC
                 log item(tx buf,logger);
                 destroy log item(tx buf, logger);
                 #else
                 log item(logger, PAYLOAD);
                 destroy log item(logger);
                 #endif
```

```
#endif
          logger=NULL;
     }
}
Count in the string */
     uint8_t counter1=0;
     uint8 t index=0;
     if(length > 0)
     {
           for(index = 0; index < length; index++){</pre>
                                                        /* if
condition to check for Alphabetical characters */
                if((*src >= 'a' && *src <= 'z') || (*src >= 'A' && *src
<= 'Z'))
                     counter1++;
                src++;
          }
     }
     uint8 t *temp;
     temp = &counter1;
     BinaryLogger *logger1;
     logger1 = (BinaryLogger*)malloc(sizeof(BinaryLogger));
     if(logger1 != 0){
          create log item(logger1,DATA ALPHA COUNT,1,temp);
          #ifdef DEBUG
          #ifdef FRDMWITHCIRC
          log item(tx buf,logger1);
          //destroy log item(tx buf,log1);
          #else
          log item(logger1, PAYLOAD);
          destroy_log_item(logger1);
          #endif
          #endif
     logger1=NULL;
}
int32_t PUNCTUATIONS_COUNT(int8_t * src, int32_t length){
/* Checking Punctuations Count in the string */
     uint8_t counter2=0;
     uint8 t index;
     if(length > 0)
     {
          for(index = 0; index < length; index++)</pre>
                if((int)*src > 33 \&\& (int)*src < 48){
/* if condition to check for punctuation characters */
                     counter2++;
                src++;
           }
     }
```

```
uint8 t *temp;
     temp = &counter2;
     BinaryLogger *logger2;
     logger2 = (BinaryLogger*)malloc(sizeof(BinaryLogger));
     if(logger2 != 0){
           create log item(logger2,DATA PUNCTUATION COUNT,1,temp);
           #ifdef DEBUG
           #ifdef FRDMWITHCIRC
           log item(tx buf,logger2);
           //destroy log item(tx buf,log2);
           #else
           log item(logger2, PAYLOAD);
           destroy log item(logger2);
           #endif
           #endif
     logger2=NULL;
     return 0;
}
int32 t MISCELLANEOUS COUNT(int8 t * src, int32 t length){
                                                                      /*
Checking Miscellaneous Count in the string */
     uint8 t counter3=0;
     uint8 t index;
     if(length > 0)
           for(index = 0; index < length; index++)</pre>
                                                                    /* if
condition to check for miscelleneous characters */
                 if(((int)*src > 0 \&\& (int)*src < 33) || ((int)*src > 59)
&& (int)*src < 65) || ((int)*src > 90 && (int)*src < 97) || ((int)*src >
120 && (int)*src < 128)){
                       counter3++;
                 src++;
           }
     }
     uint8 t *temp;
     temp = &counter3;
     BinaryLogger *logger3;
     logger3 = (BinaryLogger*)malloc(sizeof(BinaryLogger));
     if(logger3 != 0){
           create_log_item(logger3,DATA_MISC_COUNT,1,temp);
           #ifdef DEBUG
           #ifdef FRDMWITHCIRC
           log item(tx buf,logger3);
           //destroy log item(tx buf,log2);
           log item(logger3,PAYLOAD);
           destroy log item(logger3);
           #endif
           #endif
     logger3=NULL;
     return 0;
}
```

```
/**
 * @file memory.c
 * @brief This file contains memory manipulation function definitions
* This file contains memory manipulations implementations such as moving
memory from one location to another with or without overlap.
* my memcopy() corrupts memory if the memory locations overlap,
my memmove() makes sure data isn't corrupted when memories overlap.
* my memset() and my memzero() sets memory to a particular value or zero
respectively, reserve words() dynamically allocates memory blocks,
free words() releases memory
 * @author Sowmya Akella
 * @date June 25, 2017
 */
#include "memory.h"
#include <math.h>
#include <stdint.h>
#include <stdbool.h>
#include <stdlib.h>
uint8 t * my memmove(uint8 t * src, uint8 t * dst, size t length)
{
                                /*Temp variable to store source contents*/
    // printf("\n src is %s\n",src);
    if(src == NULL || dst == NULL)
        return INVALID POINTER;
    }
    else
        bool overlap = (abs(dst-src)>(length*sizeof(uint8 t))) || (src-
dst>0);
        if(overlap)
                            /* Check for condition where forward copy is
acceptable*/
            for(i = 0; i < length; i++)
                *(dst+i) = *(src+i);
        }
                     /*Carry out copy from reverse during overlapping
        else
source and destinations*/
            for (i = length-1; i \ge 0; i--)
                *(dst+i) = *(src+i);
        }
    return dst;
}
uint8 t * my memcpy(uint8 t * src, uint8 t * dst, size t length)
```

```
{
     uint8 t i;
     if(src == NULL || dst == NULL)
       return INVALID POINTER;
                     /*This does not check for overlap conditions*/
     else
     for(i = 0;i<length;i++)</pre>
                 *(dst+i) = *(src+i);
      }
     return dst;
}
uint8_t * my_memset(uint8_t * src, size_t length, uint8_t value)
     uint8 t i;
     if(src == NULL)
       return INVALID POINTER;
     for(i = 0; i < length; i++)
           *(src+i) = value;
     }
    return src;
}
uint8 t * my memzero(uint8 t * src, size t length)
    if(src == NULL)
       return INVALID POINTER;
    src = my memset(src, length, 0);
    return src;
uint8 t * my reverse(uint8 t * src, size t length)
     uint8 t i;
    if(src == NULL)
        return INVALID POINTER;
    for(i = 0;i<(length/2);i++) /*Reverse copy*/</pre>
           swap((src+i), (src+(length-i)-1));
    return src;
}
void swap(uint8 t*a, uint8 t*b)
     uint8 t temp;
     temp = *a;
     *a = *b;
     *b = temp;
```

```
}
uint32_t * reserve_words(size_t length)
     uint32 t *ptr = (uint32 t*) malloc(length * sizeof(uint32 t));
//memory allocated using malloc
    if(ptr == NULL)
        printf("Error! memory not allocated.");
        return NULL;
    else
     return ptr;
}
void free_words(uint32_t * src)
    if(src == NULL)
        printf("src pointer doesn't point to anything..exiting\n");
        exit(1);
     free(src);
}
/**
* @file circbuf.h
 * @brief This file contains function declarations of circbug.c
 * @author Sowmya Akella
 * @date July 1, 2017
 */
#ifndef __CIRCBUF_H_
#define __CIRCBUF_H__
#include <stdint.h>
#define BUF TEST SIZE 3
typedef struct {
     uint8 t *buffer;
     uint8_t head;
     uint8_t tail;
     uint8_t count;
     uint8 t length;
}CB t;
typedef enum {
     buf full,
     buf empty,
     success,
     null_error_databuff,
     null error circbuff,
     free success
}CB status;
CB status status;
```

```
CB status CB init(CB t * buf pointer, uint8 t length);
CB status CB_buffer_add_item(CB_t * buf_pointer,uint8_t new_item);
CB_status CB_buffer_remove_item(CB_t * buf_pointer,uint8_t *
item removed);
CB_status CB_is_full(CB_t * buf pointer);
CB status CB is empty(CB t * buf pointer);
CB status CB peek(CB t * buf pointer, uint8 t peek position, uint8 t *
peek item);
CB status CB destroy(CB t * buf pointer);
#endif /* __CIRCBUF_H__ *//**
 * @file conversion.h
 * @brief This file contains function declarations of conversion.c.
 * @author Sreela Pavani Bhogaraju
 * @date June 25 , 2017
 */
#ifndef ___CONVERSION_H_
#define __CONVERSION H
#include <stdint.h>
#include <stdlib.h>
#define INVALID POINTER 1
#define BTOL TEST SIZE 3
#define LTOB TEST SIZE 3
uint8 t my itoa(int32 t data, uint8 t * ptr, uint32 t base);
int32 t my atoi(uint8 t * ptr, uint8 t digits, uint32 t base);
int8 t big to little32(uint32_t * data, uint32_t length);
int8 t little to_big32(uint32_t * data, uint32_t length);
#endif /* __CONVERSION_H__ */
/**
 * @file platform.h
 * @brief This file is the header files and function prototypes needed
for compiling the project1.c file
* This file contains uses a compile time switch to take in the PLATFORM
on which the compilation needs to be done
 * @author Sowmya Akella
 * @date June 25, 2017
 */
#ifndef __PLATFORM_H_
#define PLATFORM H
#include <stdio.h>
#if PLATFORM == KL25Z
  #define printf(fmt,args...) {}
#endif
```

```
#endif /* PLATFORM H */
* *
                           MKL25Z128FM4
      Processors:
* *
                           MKL25Z128FT4
* *
                           MKL25Z128LH4
* *
                           MKL25Z128VLK4
* *
* *
      Compilers:
                           Keil ARM C/C++ Compiler
* *
                           Freescale C/C++ for Embedded ARM
* *
                           GNU C Compiler
                           GNU C Compiler - CodeSourcery Sourcery G++
* *
* *
                           IAR ANSI C/C++ Compiler for ARM
* *
**
      Reference manual: KL25P80M48SF0RM, Rev.3, Sep 2012
* *
      Version:
                           rev. 2.5, 2015-02-19
**
      Build:
                           b150220
* *
* *
      Abstract:
* *
         CMSIS Peripheral Access Layer for MKL25Z4
* *
* *
      Copyright (c) 1997 - 2015 Freescale Semiconductor, Inc.
* *
      All rights reserved.
* *
* *
      Redistribution and use in source and binary forms, with or without
modification,
**
      are permitted provided that the following conditions are met:
* *
* *
      o Redistributions of source code must retain the above copyright
notice, this list
       of conditions and the following disclaimer.
* *
* *
      o Redistributions in binary form must reproduce the above
copyright notice, this
        list of conditions and the following disclaimer in the
documentation and/or
**
        other materials provided with the distribution.
* *
**
      o Neither the name of Freescale Semiconductor, Inc. nor the names
of its
        contributors may be used to endorse or promote products derived
from this
        software without specific prior written permission.
* *
* *
      THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND
CONTRIBUTORS "AS IS" AND
      ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
THE IMPLIED
* *
      WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
ARE
      DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS
BE LIABLE FOR
     ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
CONSEQUENTIAL DAMAGES
      (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
SERVICES:
      LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
      ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR
```

TORT

```
**
       (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE
USE OF THIS
* *
      SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
* *
* *
                            www.freescale.com
      http:
**
      mail:
                            support@freescale.com
* *
* *
      Revisions:
**
      - rev. 1.0 (2012-06-13)
* *
          Initial version.
* *
      - rev. 1.1 (2012-06-21)
* *
          Update according to reference manual rev. 1.
* *
      - rev. 1.2 (2012-08-01)
* *
          Device type UARTLP changed to UARTO.
* *
      - rev. 1.3 (2012-10-04)
* *
          Update according to reference manual rev. 3.
* *
      - rev. 1.4 (2012-11-22)
**
          MCG module - bit LOLS in MCG S register renamed to LOLSO.
* *
          NV registers - bit EZPORT DIS in NV FOPT register removed.
* *
      - rev. 1.5 (2013-04-05)
* *
          Changed start of doxygen comment.
* *
      - rev. 2.0 (2013-10-29)
* *
          Register accessor macros added to the memory map.
**
          Symbols for Processor Expert memory map compatibility added to
the memory map.
          Startup file for gcc has been updated according to CMSIS 3.2.
* *
          System initialization updated.
* *
      - rev. 2.1 (2014-07-16)
**
          Module access macro module BASES replaced by module BASE PTRS.
**
          System initialization and startup updated.
**
      - rev. 2.2 (2014-08-22)
**
          System initialization updated - default clock config changed.
* *
      - rev. 2.3 (2014-08-28)
**
          Update of startup files - possibility to override DefaultISR
added.
* *
      - rev. 2.4 (2014-10-14)
**
          Interrupt INT LPTimer renamed to INT LPTMR0.
      - rev. 2.5 (2015-\overline{0}2-19)
* *
**
          Renamed interrupt vector LLW to LLWU.
* *
*/
/*!
* @file MKL25Z4.h
 * @version 2.5
 * @date 2015-02-19
 * @brief CMSIS Peripheral Access Layer for MKL25Z4
 * CMSIS Peripheral Access Layer for MKL25Z4
 */
/* -----
  -- MCU activation
---- */
/* Prevention from multiple including the same memory map */
```

```
\#if !defined(MKL25Z4_{-}H_{-}) /* Check if memory map has not been already
included */
#define MKL25Z4 H
#define MCU MKL25Z4
/* Check if another memory map has not been also included */
#if (defined(MCU ACTIVE))
  #error MKL25Z4 memory map: There is already included another memory
map. Only one memory map can be included.
#endif /* (defined(MCU ACTIVE)) */
#define MCU ACTIVE
#include <stdint.h>
/** Memory map major version (memory maps with equal major version number
are
* compatible) */
#define MCU MEM MAP VERSION 0x0200u
/** Memory map minor version */
#define MCU MEM MAP VERSION MINOR 0x0005u
/* -----
  -- Interrupt vector numbers
---- */
 * @addtogroup Interrupt vector numbers Interrupt vector numbers
* @ {
*/
/** Interrupt Number Definitions */
#define NUMBER_OF_INT_VECTORS 48
                                             /**< Number of
interrupts in the Vector table */
typedef enum IRQn {
 /* Core interrupts */
 NonMaskableInt_IRQn
                                               /**< Non Maskable
                            = -14,
Interrupt */
 HardFault IRQn
                                               /**< Cortex-M0 SV Hard
                            = -13,
Fault Interrupt */
 SVCall IRQn
                           = -5,
                                               /**< Cortex-M0 SV Call
Interrupt */
 PendSV_IRQn
                     = -2
                                               /**< Cortex-M0 Pend SV
Interrupt */
                                                /**< Cortex-M0 System
 SysTick IRQn
                            = -1,
Tick Interrupt */
  /* Device specific interrupts */
 DMA0 IRQn
                                               /**< DMA channel 0
                             = 0,
transfer complete */
 DMA1_IRQn
                             = 1,
                                                /**< DMA channel 1
transfer complete */
 DMA2 IRQn
                             = 2,
                                                /**< DMA channel 2
transfer complete */
                                               /**< DMA channel 3
 DMA3 IRQn
                             = 3,
transfer complete */
```

```
Reserved20 IRQn
                                              /**< Reserved
                           = 4,
interrupt */
 FTFA IRQn
                            = 5,
                                               /**< Command complete
and read collision */
 LVD LVW IRQn
                            = 6,
                                               /**< Low-voltage
detect, low-voltage warning */
                                              /**< Low leakage
 LLWU IRQn
                            = 7,
wakeup Unit */
 I2C0 IRQn
                            = 8,
                                              /**< I2C0 interrupt */
 I2C1 IRQn
                            = 9,
                                               /**< I2C1 interrupt */
 SPI0 IRQn
                            = 10,
                                               /**< SPIO single
interrupt vector for all sources */
 SPI1 IRQn
                                              /**< SPI1 single
                           = 11,
interrupt vector for all sources */
                                               /**< UARTO status and
 UARTO IRQn
                           = 12,
error */
 UART1 IRQn
                           = 13,
                                              /**< UART1 status and
error */
 UART2 IRQn
                           = 14,
                                              /**< UART2 status and
error */
 ADC0 IRQn
                            = 15.
                                               /**< ADC0 interrupt */
 CMP0_IRQn
                            = 16,
                                              /**< CMP0 interrupt */
                                              /**< TPMO single
 TPM0 IRQn
                            = 17,
interrupt vector for all sources */
                                              /**< TPM1 single
 TPM1 IRQn
                       = 18,
interrupt vector for all sources */
 TPM2 IRQn
                                              /**< TPM2 single
                       = 19,
interrupt vector for all sources */
                            = 20,
                                               /**< RTC alarm */
 RTC IRQn
 RTC_Seconds_IRQn
                                               /**< RTC seconds */
                            = 21,
                           = 22,
                                               /**< PIT interrupt */</pre>
 PIT IRQn
                                              /**< Reserved
 Reserved39 IRQn
                           = 23,
interrupt */
 USB0 IRQn
                           = 24
                                              /**< USB0 interrupt */
 DACO IRQn
                           = 25,
                                              /**< DAC0 interrupt */
 TSIO IRQn
                            = 26,
                                              /**< TSIO interrupt */
                                              /**< MCG interrupt */</pre>
                            = 27,
 MCG IRQn
 LPTMR0 IRQn
                            = 28,
                                               /**< LPTMR0 interrupt
                                              /**< Reserved
 Reserved45 IRQn
                           = 29,
interrupt */
                          = 30,
                                              /**< PORTA Pin detect
 PORTA IRQn
* /
 PORTD IRQn
                           = 31
                                              /**< PORTD Pin detect
} IRQn_Type;
/*!
* @ }
*/ /* end of group Interrupt vector numbers */
/* -----
  -- Cortex M0 Core Configuration
---- */
/*!
* @addtogroup Cortex Core Configuration Cortex M0 Core Configuration
```

```
* @ {
*/
#define CMOPLUS REV
                              0x0000
                                      /**< Core revision r0p0
*/
                                      /**< Defines if an MPU
#define MPU PRESENT
                               0
is present or not */
#define VTOR PRESENT
                              1
                                      /**< Defines if an MPU
is present or not */
#define NVIC PRIO BITS
                              2
                                      /**< Number of priority
bits implemented in the NVIC */
#define __Vendor_SysTickConfig 0
                                       /**< Vendor specific
implementation of SysTickConfig is defined */
#include "core cm0plus.h"
                              /* Core Peripheral Access Layer */
#include "system_MKL25Z4.h"
                              /* Device specific configuration
file */
/*!
* @}
*/ /* end of group Cortex Core Configuration */
/* -----
 -- Device Peripheral Access Layer
  _____
---- */
/*!
* @addtogroup Peripheral access layer Device Peripheral Access Layer
* @ {
*/
** Start of section using anonymous unions
#if defined( ARMCC VERSION)
 #pragma push
 #pragma anon unions
#elif defined( CWCC )
 #pragma push
 #pragma cpp_extensions on
#elif defined(__GNUC__)
 /* anonymous unions are enabled by default */
#elif defined( IAR SYSTEMS ICC )
 #pragma language=extended
 #error Not supported compiler type
#endif
/* -----
  -- ADC Peripheral Access Layer
  ______
---- */
/ * !
```

```
* @addtogroup ADC Peripheral Access Layer ADC Peripheral Access Layer
 * @ {
 */
/** ADC - Register Layout Typedef */
typedef struct {
                                                  /**< ADC Status and
 IO uint32 t SC1[2];
Control Registers 1, array offset: 0x0, array step: 0x4 */
  IO uint32 t CFG1;
                                                   /**< ADC Configuration
Register 1, offset: 0x8 */
  IO uint32 t CFG2;
                                                   /**< ADC Configuration
Register 2, offset: 0xC */
  I uint32 t R[2];
                                                   /**< ADC Data Result
Register, array offset: 0x10, array step: 0x4 */
  IO uint32 t CV1;
                                                   /**< Compare Value
Registers, offset: 0x18 */
  IO uint32 t CV2;
                                                  /**< Compare Value
Registers, offset: 0x1C */
  IO uint32 t SC2;
                                                  /**< Status and
Control Register 2, offset: 0x20 */
  IO uint32 t SC3;
                                                  /**< Status and
Control Register 3, offset: 0x24 */
                                                  /**< ADC Offset
  IO uint32 t OFS;
Correction Register, offset: 0x28 */
                                                  /**< ADC Plus-Side
   IO uint32 t PG;
Gain Register, offset: 0x2C */
                                                  /**< ADC Minus-Side
  IO uint32 t MG;
Gain Register, offset: 0x30 */
                                                   /**< ADC Plus-Side
  IO uint32 t CLPD;
General Calibration Value Register, offset: 0x34 */
                                                   /**< ADC Plus-Side
  IO uint32 t CLPS;
General Calibration Value Register, offset: 0x38 */
   IO uint32 t CLP4;
                                                   /**< ADC Plus-Side
General Calibration Value Register, offset: 0x3C */
  IO uint32 t CLP3;
                                                   /**< ADC Plus-Side
General Calibration Value Register, offset: 0x40 */
  IO uint32 t CLP2;
                                                   /**< ADC Plus-Side
General Calibration Value Register, offset: 0x44 */
                                                   /**< ADC Plus-Side
  IO uint32 t CLP1;
General Calibration Value Register, offset: 0x48 */
                                                   /**< ADC Plus-Side
  IO uint32 t CLP0;
General Calibration Value Register, offset: 0x4C */
      uint8 t RESERVED 0[4];
   IO uint32 t CLMD;
                                                   /**< ADC Minus-Side
General Calibration Value Register, offset: 0x54 */
                                                   /**< ADC Minus-Side
   _IO uint32_t CLMS;
General Calibration Value Register, offset: 0x58 */
                                                   /**< ADC Minus-Side
  IO uint32 t CLM4;
General Calibration Value Register, offset: 0x5C */
                                                   /**< ADC Minus-Side
  IO uint32 t CLM3;
General Calibration Value Register, offset: 0x60 */
  IO uint32 t CLM2;
                                                   /**< ADC Minus-Side
General Calibration Value Register, offset: 0x64 */
  IO uint32 t CLM1;
                                                   /**< ADC Minus-Side
General Calibration Value Register, offset: 0x68 */
 IO uint32 t CLM0;
                                                   /**< ADC Minus-Side
General Calibration Value Register, offset: 0x6C */
} ADC Type, *ADC MemMapPtr;
```

```
-- ADC - Register accessor macros
---- */
/*!
 * @addtogroup ADC Register Accessor Macros ADC - Register accessor
macros
* @ {
 * /
/* ADC - Register accessors */
#define ADC SC1 REG(base,index)
                                                 ((base) ->SC1[index])
#define ADC SC1 COUNT
#define ADC CFG1 REG(base)
                                                 ((base) ->CFG1)
#define ADC CFG2 REG(base)
                                                 ((base)->CFG2)
#define ADC R REG(base,index)
                                                 ((base) ->R[index])
#define ADC_R_COUNT
#define ADC_CV1_REG(base)
                                                 ((base)->CV1)
#define ADC CV2 REG(base)
                                                 ((base)->CV2)
#define ADC SC2 REG(base)
                                                 ((base) -> SC2)
#define ADC SC3 REG(base)
                                                 ((base) ->SC3)
#define ADC OFS REG(base)
                                                 ((base) ->OFS)
#define ADC PG REG(base)
                                                 ((base) ->PG)
#define ADC MG REG(base)
                                                 ((base) ->MG)
#define ADC CLPD REG(base)
                                                 ((base)->CLPD)
#define ADC CLPS REG(base)
                                                 ((base)->CLPS)
#define ADC_CLP4_REG(base)
                                                 ((base) ->CLP4)
#define ADC CLP3 REG(base)
                                                 ((base) ->CLP3)
#define ADC CLP2 REG(base)
                                                 ((base) ->CLP2)
#define ADC CLP1 REG(base)
                                                 ((base) ->CLP1)
#define ADC CLPO REG(base)
                                                 ((base) ->CLP0)
#define ADC CLMD REG(base)
                                                 ((base)->CLMD)
#define ADC CLMS REG(base)
                                                 ((base)->CLMS)
#define ADC_CLM4_REG(base)
                                                 ((base) ->CLM4)
#define ADC_CLM3_REG(base)
                                                 ((base)->CLM3)
#define ADC_CLM2_REG(base)
                                                 ((base)->CLM2)
#define ADC CLM1 REG(base)
                                                 ((base)->CLM1)
#define ADC CLM0 REG(base)
                                                 ((base) ->CLM0)
/*!
* @ }
 */ /* end of group ADC_Register_Accessor_Macros */
/* -----
  -- ADC Register Masks
---- */
/*!
 * @addtogroup ADC Register Masks ADC Register Masks
 * @ {
*/
/* SC1 Bit Fields */
#define ADC SC1 ADCH MASK
                                                 0x1Fu
```

```
#define ADC SC1 ADCH SHIFT
                                                   0
#define ADC SC1 ADCH WIDTH
#define ADC_SC1_ADCH(x)
(((uint32 t)(((uint32 t)(x))<<ADC SC1 ADCH SHIFT))&ADC SC1 ADCH MASK)
#define ADC SC1 DIFF MASK
                                                   0 \times 2.0 11
#define ADC SC1 DIFF SHIFT
                                                   5
#define ADC SC1 DIFF WIDTH
                                                   1
#define ADC SC1 DIFF(x)
(((uint32_t)(((uint32_t)(x)) << ADC SC1 DIFF SHIFT)) & ADC SC1 DIFF MASK)
#define ADC SC1 AIEN MASK
                                                   0x40u
#define ADC_SC1_AIEN_SHIFT
                                                   6
#define ADC_SC1_AIEN_WIDTH
                                                   1
#define ADC SC1 AIEN(x)
(((uint32 t)(((uint32 t)(x)) << ADC SC1 AIEN SHIFT))& ADC SC1 AIEN MASK)
#define ADC SC1 COCO MASK
                                                   0x80u
#define ADC SC1 COCO SHIFT
                                                   7
#define ADC SC1 COCO WIDTH
#define ADC SC1 COCO(x)
(((uint32 t)(((uint32 t)(x)) << ADC SC1 COCO SHIFT)) & ADC SC1 COCO MASK)
/* CFG1 Bit Fields */
#define ADC CFG1 ADICLK MASK
                                                   0x3u
#define ADC CFG1 ADICLK SHIFT
                                                   0
                                                   2
#define ADC CFG1 ADICLK WIDTH
#define ADC CFG1 ADICLK(x)
(((uint32 t)(((uint32 t)(x)) << ADC CFG1 ADICLK SHIFT)) & ADC CFG1 ADICLK MAS
#define ADC_CFG1_MODE_MASK
                                                   0xCu
#define ADC CFG1 MODE SHIFT
                                                   2
#define ADC CFG1 MODE WIDTH
                                                   2
#define ADC CFG1 MODE(x)
(((uint32 t) (((uint32 t)(x)) << ADC CFG1 MODE SHIFT)) & ADC CFG1 MODE MASK)
#define ADC CFG1 ADLSMP MASK
                                                   0x10u
#define ADC CFG1 ADLSMP SHIFT
                                                   4
#define ADC CFG1 ADLSMP WIDTH
#define ADC CFG1 ADLSMP(x)
(((uint32 t)(((uint32 t)(x)) << ADC CFG1 ADLSMP SHIFT)) & ADC CFG1 ADLSMP MAS
#define ADC_CFG1_ADIV_MASK
                                                   0x60u
#define ADC_CFG1_ADIV_SHIFT
                                                   5
                                                   2
#define ADC CFG1 ADIV WIDTH
#define ADC CFG1 ADIV(x)
(((uint32 t)(((uint32 t)(x)) << ADC CFG1 ADIV SHIFT))&ADC CFG1 ADIV MASK)
#define ADC_CFG1_ADLPC MASK
                                                   0x80u
#define ADC CFG1 ADLPC SHIFT
                                                   7
#define ADC_CFG1_ADLPC_WIDTH
                                                   1
#define ADC_CFG1_ADLPC(x)
(((uint32 t)(((uint32 t)(x)) << ADC CFG1 ADLPC SHIFT))&ADC CFG1 ADLPC MASK)
/* CFG2 Bit Fields */
#define ADC CFG2 ADLSTS MASK
                                                   0x3u
#define ADC CFG2 ADLSTS SHIFT
                                                   0
#define ADC CFG2 ADLSTS WIDTH
#define ADC CFG2 ADLSTS(x)
(((uint32 t)(((uint32 t)(x)) << ADC CFG2 ADLSTS SHIFT)) & ADC CFG2 ADLSTS MAS
#define ADC CFG2 ADHSC MASK
                                                   0 \times 4 11
#define ADC CFG2 ADHSC SHIFT
                                                   2
#define ADC CFG2 ADHSC WIDTH
                                                   1
#define ADC CFG2 ADHSC(x)
(((uint32 t)(((uint32 t)(x)) << ADC CFG2 ADHSC SHIFT))&ADC CFG2 ADHSC MASK)
#define ADC CFG2 ADACKEN MASK
                                                   0x8u
```

```
#define ADC CFG2 ADACKEN SHIFT
                                                   3
#define ADC_CFG2_ADACKEN_WIDTH
#define ADC_CFG2_ADACKEN(x)
(((uint32 t)(((uint32 t)(x)) << ADC CFG2 ADACKEN SHIFT))&ADC CFG2 ADACKEN M
ASK)
#define ADC CFG2 MUXSEL MASK
                                                   0x10u
#define ADC CFG2 MUXSEL SHIFT
                                                   4
#define ADC CFG2 MUXSEL WIDTH
                                                   1
#define ADC CFG2 MUXSEL(x)
(((uint32 t)(((uint32 t)(x)) << ADC CFG2 MUXSEL SHIFT)) & ADC CFG2 MUXSEL MAS
K)
/* R Bit Fields */
#define ADC R D MASK
                                                   0xFFFF11
#define ADC R D SHIFT
                                                   \cap
#define ADC R D WIDTH
                                                   16
\#define ADC R D(x)
(((uint32_t)(((uint32_t)(x)) << ADC_R_D_SHIFT)) & ADC_R_D_MASK)
/* CV1 Bit Fields */
#define ADC CV1 CV MASK
                                                   0xFFFFu
#define ADC CV1 CV SHIFT
                                                   0
#define ADC_CV1_CV_WIDTH
                                                   16
#define ADC_CV1 CV(x)
(((uint32 t)(((uint32 t)(x)) << ADC CV1 CV SHIFT)) & ADC CV1 CV MASK)
/* CV2 Bit Fields */
#define ADC CV2 CV MASK
                                                   0xFFFFu
#define ADC CV2 CV SHIFT
                                                   0
#define ADC CV2 CV WIDTH
                                                   16
#define ADC CV2 CV(x)
(((uint32 t)(((uint32 t)(x)) << ADC CV2 CV SHIFT)) & ADC CV2 CV MASK)
/* SC2 Bit Fields */
#define ADC SC2 REFSEL MASK
                                                   0x3u
#define ADC SC2 REFSEL SHIFT
                                                   0
#define ADC SC2 REFSEL WIDTH
                                                   2
#define ADC SC2 REFSEL(x)
(((uint32 t)(((uint32 t)(x)) << ADC SC2 REFSEL SHIFT)) & ADC SC2 REFSEL MASK)
#define ADC SC2 DMAEN MASK
                                                   0x4u
#define ADC_SC2_DMAEN_SHIFT
#define ADC_SC2_DMAEN_WIDTH
#define ADC_SC2_DMAEN(x)
(((uint32_t)(((uint32_t)(x)) << ADC_SC2_DMAEN_SHIFT)) & ADC_SC2_DMAEN_MASK)
#define ADC SC2 ACREN MASK
                                                   0x8u
#define ADC SC2 ACREN SHIFT
                                                   3
#define ADC SC2 ACREN WIDTH
                                                   1
#define ADC SC2 ACREN(x)
(((uint32 t)(((uint32 t)(x)) << ADC SC2 ACREN SHIFT))&ADC SC2 ACREN MASK)
#define ADC_SC2_ACFGT_MASK
                                                   0x10u
#define ADC_SC2_ACFGT_SHIFT
                                                   4
                                                   1
#define ADC SC2 ACFGT WIDTH
#define ADC SC2 ACFGT(x)
(((uint32 t)(((uint32 t)(x))<<ADC SC2 ACFGT SHIFT))&ADC SC2 ACFGT MASK)
#define ADC SC2 ACFE MASK
                                                   0x20u
#define ADC SC2 ACFE SHIFT
                                                   5
#define ADC_SC2_ACFE_WIDTH
#define ADC_SC2_ACFE(x)
(((uint32 t)(((uint32 t)(x))<<ADC SC2 ACFE SHIFT))&ADC SC2 ACFE MASK)
#define ADC SC2 ADTRG MASK
                                                   0x40u
#define ADC SC2 ADTRG SHIFT
                                                   6
#define ADC SC2 ADTRG WIDTH
#define ADC SC2 ADTRG(x)
(((uint32 t)(((uint32 t)(x)) << ADC SC2 ADTRG SHIFT))&ADC SC2 ADTRG MASK)
```

```
#define ADC SC2 ADACT MASK
                                                   0x80u
#define ADC SC2 ADACT SHIFT
#define ADC_SC2_ADACT_WIDTH
                                                   1
#define ADC_SC2_ADACT(x)
(((uint32 t)(((uint32 t)(x))<<ADC SC2 ADACT SHIFT))&ADC SC2 ADACT MASK)
/* SC3 Bit Fields */
#define ADC SC3 AVGS MASK
                                                   0x3u
#define ADC SC3 AVGS SHIFT
                                                   0
#define ADC SC3 AVGS WIDTH
                                                   2
#define ADC SC3 AVGS(x)
(((uint32 t)(((uint32 t)(x)) << ADC SC3 AVGS SHIFT)) & ADC SC3 AVGS MASK)
#define ADC_SC3_AVGE_MASK
#define ADC_SC3_AVGE_SHIFT
                                                   2
                                                   1
#define ADC SC3 AVGE WIDTH
#define ADC SC3 AVGE(x)
(((uint32 t)(((uint32 t)(x))<<ADC SC3 AVGE SHIFT))&ADC SC3 AVGE MASK)
#define ADC SC3 ADCO MASK
                                                   0x8u
#define ADC SC3 ADCO SHIFT
                                                   3
#define ADC SC3 ADCO WIDTH
#define ADC SC3 ADCO(x)
(((uint32 t)(((uint32 t)(x)) << ADC_SC3_ADCO_SHIFT)) & ADC_SC3_ADCO_MASK)
#define ADC SC3 CALF MASK
                                                   0x40u
#define ADC SC3 CALF SHIFT
                                                   6
#define ADC SC3 CALF WIDTH
                                                   1
#define ADC SC3 CALF(x)
(((uint32 t)(((uint32 t)(x)) << ADC SC3 CALF SHIFT)) & ADC SC3 CALF MASK)
#define ADC SC3 CAL MASK
                                                   0x80u
#define ADC SC3_CAL_SHIFT
                                                   7
#define ADC_SC3_CAL_WIDTH
                                                   1
#define ADC SC3 CAL(x)
(((uint32 t)(((uint32 t)(x)) << ADC SC3 CAL SHIFT)) & ADC SC3 CAL MASK)
/* OFS Bit Fields */
#define ADC OFS OFS MASK
                                                   0xFFFFu
#define ADC OFS OFS SHIFT
                                                   0
#define ADC OFS OFS WIDTH
                                                   16
#define ADC OFS OFS(x)
(((uint32 t)(((uint32 t)(x)) << ADC OFS OFS SHIFT))& ADC OFS OFS MASK)
/* PG Bit Fields */
#define ADC PG PG MASK
                                                   0xFFFFu
#define ADC PG PG SHIFT
                                                   0
#define ADC PG PG WIDTH
                                                   16
#define ADC PG PG(x)
(((uint32 t)(((uint32 t)(x)) << ADC PG PG SHIFT)) & ADC PG PG MASK)
/* MG Bit Fields */
#define ADC_MG_MG_MASK
                                                   0xFFFFu
#define ADC_MG_MG_SHIFT
                                                   \cap
#define ADC MG MG WIDTH
                                                   16
#define ADC MG MG(x)
(((uint32 t)(((uint32 t)(x)) << ADC MG MG SHIFT)) & ADC MG MG MASK)
/* CLPD Bit Fields */
#define ADC CLPD CLPD MASK
                                                   0x3Fu
#define ADC CLPD CLPD SHIFT
                                                   0
#define ADC_CLPD_CLPD_WIDTH
                                                   6
#define ADC_CLPD_CLPD(x)
(((uint32 t)(((uint32 t)(x)) << ADC CLPD CLPD SHIFT))&ADC CLPD CLPD MASK)
/* CLPS Bit Fields */
#define ADC CLPS CLPS MASK
                                                   0x3Fu
#define ADC CLPS CLPS SHIFT
                                                   0
#define ADC CLPS CLPS WIDTH
                                                   6
```

```
#define ADC CLPS CLPS(x)
(((uint32 t)(((uint32 t)(x)) << ADC CLPS CLPS SHIFT))&ADC CLPS CLPS MASK)
/* CLP4 Bit Fields */
#define ADC_CLP4_CLP4_MASK
                                                    0x3FFu
#define ADC CLP4 CLP4 SHIFT
                                                    ()
                                                    10
#define ADC CLP4 CLP4 WIDTH
#define ADC CLP4 CLP4(x)
(((uint32 t)(((uint32 t)(x)) << ADC CLP4 CLP4 SHIFT)) & ADC CLP4 CLP4 MASK)
/* CLP3 Bit Fields */
#define ADC_CLP3_CLP3_MASK
#define ADC_CLP3_CLP3_SHIFT
                                                    0x1FFu
                                                    0
#define ADC_CLP3_CLP3_WIDTH
                                                    9
#define ADC CLP3 CLP3(x)
(((uint32 t)(((uint32 t)(x))<<ADC CLP3 CLP3 SHIFT))&ADC CLP3 CLP3 MASK)
/* CLP2 Bit Fields */
#define ADC CLP2 CLP2 MASK
                                                    0xFFu
#define ADC CLP2 CLP2 SHIFT
                                                    0
#define ADC CLP2 CLP2 WIDTH
                                                    8
#define ADC CLP2 CLP2(x)
(((uint32 t)(((uint32 t)(x)) << ADC CLP2 CLP2 SHIFT))&ADC CLP2 CLP2 MASK)
/* CLP1 Bit Fields */
#define ADC CLP1 CLP1 MASK
                                                    0 \times 7 Fii
#define ADC CLP1 CLP1 SHIFT
                                                    \cap
                                                    7
#define ADC CLP1 CLP1 WIDTH
#define ADC CLP1 CLP1(x)
(((uint32 t)(((uint32 t)(x)) << ADC CLP1 CLP1 SHIFT)) & ADC CLP1 CLP1 MASK)
/* CLPO Bit Fields */
#define ADC_CLP0_CLP0_MASK
                                                    0x3Fu
#define ADC CLP0 CLP0 SHIFT
                                                    0
#define ADC_CLP0_CLP0_WIDTH
#define ADC CLP0 CLP0(x)
(((uint32 t)(((uint32 t)(x)) << ADC CLPO CLPO SHIFT))&ADC CLPO CLPO MASK)
/* CLMD Bit Fields */
#define ADC CLMD CLMD MASK
                                                    0x3Fu
#define ADC_CLMD_CLMD_SHIFT
                                                    0
#define ADC CLMD CLMD WIDTH
                                                    6
#define ADC_CLMD_CLMD(x)
(((uint32_t)(((uint32_t)(x))<<ADC_CLMD_CLMD_SHIFT))&ADC_CLMD_CLMD_MASK)
/* CLMS Bit Fields */
#define ADC CLMS CLMS MASK
                                                    0x3Fu
#define ADC CLMS CLMS SHIFT
                                                    0
#define ADC CLMS CLMS WIDTH
                                                    6
#define ADC CLMS CLMS(x)
(((uint32 t)(((uint32 t)(x)) << ADC CLMS CLMS SHIFT))&ADC CLMS CLMS MASK)
/* CLM4 Bit Fields */
#define ADC_CLM4_CLM4_MASK
                                                    0x3FFu
                                                    0
#define ADC CLM4 CLM4 SHIFT
                                                    10
#define ADC CLM4 CLM4 WIDTH
#define ADC CLM4 CLM4(x)
(((uint32 t)(((uint32 t)(x)) << ADC CLM4 CLM4 SHIFT)) & ADC CLM4 CLM4 MASK)
/* CLM3 Bit Fields */
#define ADC CLM3_CLM3_MASK
                                                    0x1FFu
#define ADC_CLM3_CLM3_SHIFT
                                                    0
#define ADC_CLM3_CLM3_WIDTH
                                                    9
#define ADC CLM3 CLM3(x)
(((uint32 t) (((uint32 t)(x)) << ADC CLM3 CLM3 SHIFT)) & ADC CLM3 CLM3 MASK)
/* CLM2 Bit Fields */
#define ADC CLM2 CLM2 MASK
                                                    0xFFu
#define ADC CLM2 CLM2 SHIFT
                                                    0
#define ADC CLM2 CLM2 WIDTH
                                                    8
```

```
#define ADC CLM2 CLM2(x)
(((uint32 t)(((uint32 t)(x)) << ADC CLM2 CLM2 SHIFT))& ADC CLM2 CLM2 MASK)
/* CLM1 Bit Fields */
#define ADC_CLM1_CLM1_MASK
                                               0x7Fu
#define ADC CLM1 CLM1 SHIFT
                                                0
#define ADC CLM1 CLM1 WIDTH
#define ADC CLM1 CLM1(x)
(((uint32 t)(((uint32 t)(x)) << ADC CLM1 CLM1 SHIFT))&ADC CLM1 CLM1 MASK)
/* CLMO Bit Fields */
#define ADC_CLM0_CLM0_MASK
#define ADC_CLM0_CLM0_SHIFT
                                               0x3Fu
                                               \cap
#define ADC_CLM0_CLM0_WIDTH
                                                6
#define ADC CLM0 CLM0(x)
(((uint32 t)(((uint32 t)(x))<<ADC CLM0 CLM0 SHIFT))&ADC CLM0 CLM0 MASK)
/*!
* @ }
 ^{*}/ /* end of group ADC Register Masks ^{*}/
/* ADC - Peripheral instance base addresses */
/** Peripheral ADCO base address */
                                                (0x4003B000u)
#define ADC0 BASE
/** Peripheral ADCO base pointer */
                                                ((ADC Type *)ADC0_BASE)
#define ADC0
#define ADC0 BASE PTR
                                                (ADC0)
/** Array initializer of ADC peripheral base addresses */
#define ADC BASE ADDRS
                                                { ADCO BASE }
/** Array initializer of ADC peripheral base pointers */
#define ADC BASE PTRS
                                               { ADC0 }
/* -----
_____
  -- ADC - Register accessor macros
  ______
---- */
* @addtogroup ADC Register Accessor Macros ADC - Register accessor
macros
* @ {
*/
/* ADC - Register instance definitions */
/* ADC0 */
#define ADC0 SC1A
                                               ADC SC1 REG(ADC0,0)
                                               ADC SC1 REG(ADC0,1)
#define ADC0 SC1B
#define ADC0 CFG1
                                               ADC CFG1 REG(ADC0)
#define ADC0 CFG2
                                               ADC CFG2 REG(ADC0)
#define ADC0 RA
                                               ADC R REG(ADC0,0)
#define ADCO RB
                                               ADC R REG(ADC0,1)
                                                   CV1 REG(ADC0)
#define ADC0 CV1
                                               ADC
#define ADC0_CV2
                                               ADC_CV2_REG(ADC0)
#define ADC0 SC2
                                               ADC_SC2_REG(ADC0)
#define ADC0 SC3
                                               ADC SC3 REG(ADC0)
#define ADC0 OFS
                                               ADC OFS REG(ADC0)
#define ADC0 PG
                                               ADC PG REG(ADC0)
#define ADC0 MG
                                               ADC MG REG(ADC0)
#define ADC0 CLPD
                                               ADC CLPD REG(ADC0)
```

```
#define ADC0 CLPS
                                            ADC CLPS REG(ADC0)
                                            ADC CLP4 REG(ADC0)
#define ADC0 CLP4
#define ADC0_CLP3
                                            ADC_CLP3_REG(ADC0)
#define ADC0_CLP2
                                            ADC_CLP2_REG(ADC0)
#define ADC0 CLP1
                                            ADC CLP1 REG(ADC0)
#define ADC0 CLP0
                                            ADC CLP0 REG(ADC0)
#define ADC0 CLMD
                                            ADC CLMD REG(ADC0)
#define ADC0 CLMS
                                            ADC CLMS REG(ADC0)
                                            ADC CLM4 REG(ADC0)
#define ADC0 CLM4
#define ADC0 CLM3
                                            ADC CLM3 REG(ADC0)
                                            ADC CLM2 REG(ADC0)
#define ADC0 CLM2
#define ADC0 CLM1
                                            ADC CLM1 REG(ADC0)
#define ADC0 CLM0
                                            ADC CLM0 REG(ADC0)
/\star ADC - Register array accessors \star/
#define ADC0 SC1(index)
                                            ADC SC1 REG(ADC0, index)
#define ADC0 R(index)
                                            ADC R REG(ADC0, index)
/*!
* @}
*/ /* end of group ADC Register Accessor Macros */
/*!
* @ }
^{\star}/ /* end of group ADC Peripheral Access Layer ^{\star}/
/* -----
  -- CMP Peripheral Access Layer
  _____
---- */
/*!
* @addtogroup CMP Peripheral Access Layer CMP Peripheral Access Layer
* @ {
*/
/** CMP - Register Layout Typedef */
typedef struct {
 IO uint8 t CRO;
                                              /**< CMP Control
Register 0, offset: 0x0 */
 IO uint8 t CR1;
                                              /**< CMP Control
Register 1, offset: 0x1 */
  ___IO uint8_t FPR;
                                              /**< CMP Filter Period
Register, offset: 0x2 */
                                              /**< CMP Status and
 IO uint8 t SCR;
Control Register, offset: 0x3 */
  IO uint8 t DACCR;
                                             /**< DAC Control
Register, offset: 0x4 */
 IO uint8 t MUXCR;
                                              /**< MUX Control
Register, offset: 0x5 */
} CMP Type, *CMP MemMapPtr;
/* -----
_____
  -- CMP - Register accessor macros
---- */
```

```
* @addtogroup CMP_Register_Accessor_Macros CMP - Register accessor
macros
* @ {
*/
/* CMP - Register accessors */
#define CMP CR0 REG(base)
                                                   ((base) ->CR0)
#define CMP CR1 REG(base)
                                                   ((base) ->CR1)
#define CMP_FPR_REG(base)
                                                   ((base)->FPR)
#define CMP SCR REG(base)
                                                   ((base)->SCR)
#define CMP_DACCR REG(base)
                                                   ((base)->DACCR)
#define CMP MUXCR REG(base)
                                                   ((base)->MUXCR)
/*!
* @ }
^{*}/ /* end of group CMP Register Accessor Macros ^{*}/
   -- CMP Register Masks
---- */
/*!
 * @addtogroup CMP Register Masks CMP Register Masks
 * @ {
*/
/* CRO Bit Fields */
#define CMP CRO HYSTCTR MASK
                                                   0x3u
#define CMP_CR0_HYSTCTR_SHIFT
#define CMP CRO HYSTCTR WIDTH
#define CMP_CR0_HYSTCTR(x)
(((uint8_t)(((uint8_t)(x))<<CMP_CRO_HYSTCTR_SHIFT))&CMP_CRO_HYSTCTR_MASK)</pre>
#define CMP CRO FILTER CNT MASK
                                             0x70u
#define CMP CR0 FILTER CNT SHIFT
                                                   4
#define CMP CRO FILTER CNT WIDTH
                                                   3
#define CMP CR0 FILTER CNT(x)
(((uint8 t)(((uint8 t)(x)) << CMP CRO FILTER CNT SHIFT)) & CMP CRO FILTER CNT
MASK)
/* CR1 Bit Fields */
#define CMP_CR1_EN_MASK
                                                   0x1u
#define CMP CR1 EN SHIFT
                                                   \cap
#define CMP CR1 EN WIDTH
\#define CMP CR1 EN(x)
(((uint8 t)(((uint8 t)(x)) << CMP CR1 EN SHIFT)) &CMP CR1 EN MASK)
#define CMP CR1 OPE MASK
                                                   0x2u
#define CMP CR1 OPE SHIFT
                                                   1
#define CMP_CR1_OPE_WIDTH
#define CMP_CR1_OPE(x)
(((uint8 t) (((uint8 t) (x)) << CMP CR1 OPE SHIFT)) & CMP CR1 OPE MASK)
#define CMP CR1 COS MASK
                                                   0x4u
#define CMP CR1 COS SHIFT
                                                   2
#define CMP CR1 COS WIDTH
#define CMP CR1 COS(x)
(((uint8 t)(((uint8 t)(x)) << CMP CR1 COS SHIFT)) & CMP CR1 COS MASK)
```

```
#define CMP CR1 INV MASK
                                                    0x8u
#define CMP CR1 INV SHIFT
                                                    3
#define CMP_CR1_INV_WIDTH
                                                    1
#define CMP_CR1_INV(x)
(((uint8 t)(((uint8 t)(x)) << CMP CR1 INV SHIFT)) & CMP CR1 INV MASK)
#define CMP CR1 PMODE MASK
                                                    0x10u
#define CMP CR1 PMODE SHIFT
                                                    4
#define CMP CR1 PMODE WIDTH
                                                    1
#define CMP CR1 PMODE(x)
(((uint8 t) (((uint8 t) (x)) << CMP CR1 PMODE SHIFT)) & CMP CR1 PMODE MASK)
#define CMP CR1 TRIGM MASK
                                                    0x20u
#define CMP_CR1_TRIGM_SHIFT
                                                    5
#define CMP_CR1_TRIGM_WIDTH
#define CMP CR1 TRIGM(x)
(((uint8 t)(((uint8 t)(x)) << CMP CR1 TRIGM SHIFT)) & CMP CR1 TRIGM MASK)
#define CMP CR1 WE MASK
#define CMP CR1 WE SHIFT
                                                    6
#define CMP CR1 WE WIDTH
                                                    1
#define CMP CR1 WE(x)
(((uint8 t)(((uint8 t)(x))<<CMP CR1 WE SHIFT))&CMP CR1 WE MASK)
#define CMP CR1 SE MASK
                                                    0x80u
#define CMP CR1 SE SHIFT
                                                    7
#define CMP_CR1 SE WIDTH
                                                    1
\#define CMP CR1 SE(x)
(((uint8 t)(((uint8 t)(x)) << CMP CR1 SE SHIFT)) & CMP CR1 SE MASK)
/* FPR Bit Fields *\overline{/}
#define CMP FPR FILT PER MASK
                                                    0xFFu
#define CMP FPR FILT PER SHIFT
                                                    0
#define CMP_FPR_FILT PER WIDTH
                                                    8
#define CMP FPR FILT PER(x)
(((uint8_t)(((uint8_t)(x)) << CMP FPR FILT PER SHIFT)) & CMP FPR FILT PER MAS
/* SCR Bit Fields */
#define CMP SCR COUT MASK
                                                    0x1u
#define CMP SCR COUT SHIFT
                                                    \cap
#define CMP_SCR_COUT_WIDTH
#define CMP SCR COUT(x)
(((uint8_t)(((uint8_t)(x))<<CMP_SCR_COUT_SHIFT))&CMP_SCR_COUT_MASK)
#define CMP SCR CFF MASK
                                                    0x2u
#define CMP SCR CFF SHIFT
                                                    1
#define CMP SCR CFF WIDTH
                                                    1
#define CMP SCR CFF(x)
(((uint8 t)(((uint8 t)(x)) << CMP SCR CFF SHIFT)) & CMP SCR CFF MASK)
#define CMP_SCR_CFR_MASK
#define CMP_SCR_CFR_SHIFT
                                                    0x4u
                                                    2
                                                    1
#define CMP_SCR_CFR_WIDTH
#define CMP_SCR_CFR(x)
(((uint8 t)(((uint8 t)(x)) << CMP SCR CFR SHIFT)) & CMP SCR CFR MASK)
#define CMP SCR IEF MASK
                                                    0x8u
#define CMP SCR IEF SHIFT
                                                    3
#define CMP SCR IEF WIDTH
#define CMP SCR IEF(x)
(((uint8 t)(((uint8 t)(x)) << CMP SCR IEF SHIFT)) & CMP SCR IEF MASK)
#define CMP_SCR_IER_MASK
                                                    0x10u
#define CMP_SCR_IER_SHIFT
                                                    4
#define CMP SCR IER WIDTH
                                                    1
\#define CMP SCR IER(x)
(((uint8 t)(((uint8 t)(x)) << CMP SCR IER SHIFT)) & CMP SCR IER MASK)
#define CMP SCR DMAEN MASK
                                                    0x40u
#define CMP SCR DMAEN SHIFT
                                                    6
```

```
#define CMP SCR DMAEN WIDTH
                                                   1
#define CMP SCR DMAEN(x)
(((uint8 t)(((uint8 t)(x)) << CMP SCR DMAEN SHIFT)) & CMP SCR DMAEN MASK)
/* DACCR Bit Fields */
#define CMP DACCR VOSEL MASK
                                                   0 \times 3 F11
#define CMP DACCR VOSEL SHIFT
                                                   \cap
#define CMP DACCR VOSEL WIDTH
                                                   6
#define CMP DACCR VOSEL(x)
(((uint8 t) (((uint8 t) (x)) << CMP DACCR VOSEL SHIFT)) & CMP DACCR VOSEL MASK)
#define CMP DACCR VRSEL MASK
                                                   0x40u
#define CMP_DACCR_VRSEL_SHIFT
#define CMP_DACCR_VRSEL_WIDTH
                                                   1
#define CMP DACCR VRSEL(x)
(((uint8 t) (((uint8 t) (x)) << CMP_DACCR_VRSEL_SHIFT)) & CMP_DACCR_VRSEL_MASK)</pre>
#define CMP DACCR DACEN MASK
                                                  0x80u
#define CMP DACCR DACEN SHIFT
                                                   7
#define CMP DACCR DACEN WIDTH
#define CMP DACCR DACEN(x)
(((uint8 t)(((uint8 t)(x)) << CMP DACCR DACEN SHIFT)) & CMP DACCR DACEN MASK)
/* MUXCR Bit Fields */
#define CMP MUXCR MSEL MASK
                                                   0x7u
#define CMP MUXCR MSEL SHIFT
                                                   \cap
#define CMP MUXCR MSEL WIDTH
                                                   3
#define CMP MUXCR MSEL(x)
(((uint8 t)(((uint8 t)(x)) << CMP MUXCR MSEL SHIFT)) & CMP MUXCR MSEL MASK)
#define CMP MUXCR PSEL MASK
                                                   0x38u
#define CMP MUXCR PSEL SHIFT
                                                   3
#define CMP_MUXCR_PSEL_WIDTH
#define CMP MUXCR PSEL(x)
(((uint8 t) (((uint8 t)(x)) << CMP MUXCR PSEL SHIFT)) & CMP MUXCR PSEL MASK)
#define CMP MUXCR PSTM MASK
                                                   0x80u
#define CMP MUXCR PSTM SHIFT
                                                   7
#define CMP MUXCR PSTM WIDTH
                                                   1
#define CMP MUXCR PSTM(x)
(((uint8 t)(((uint8 t)(x)) << CMP MUXCR PSTM SHIFT)) & CMP MUXCR PSTM MASK)
/*!
 * @ }
*/ /* end of group CMP Register Masks */
/* CMP - Peripheral instance base addresses */
/** Peripheral CMP0 base address */
                                                   (0x40073000u)
#define CMP0 BASE
/** Peripheral CMP0 base pointer */
                                                   ((CMP Type *)CMP0 BASE)
#define CMP0
#define CMP0 BASE PTR
/** Array initializer of CMP peripheral base addresses */
#define CMP BASE ADDRS
                                                  { CMPO BASE }
/** Array initializer of CMP peripheral base pointers */
#define CMP BASE PTRS
                                                   { CMPO }
   -- CMP - Register accessor macros
---- */
/*!
```

```
* @addtogroup CMP Register Accessor Macros CMP - Register accessor
macros
* @ {
*/
/* CMP - Register instance definitions */
/* CMP0 */
#define CMP0 CR0
                                           CMP CR0 REG(CMP0)
#define CMP0 CR1
                                           CMP CR1 REG(CMP0)
#define CMP0 FPR
                                           CMP FPR REG(CMP0)
                                           CMP SCR REG(CMP0)
#define CMP0 SCR
#define CMP0 DACCR
                                           CMP DACCR REG(CMP0)
#define CMP0 MUXCR
                                           CMP MUXCR REG(CMP0)
/*!
* @ }
^{*}/ /* end of group CMP Register Accessor Macros ^{*}/
/*!
* @ }
*/ /* end of group CMP_Peripheral_Access_Layer */
/* -----
_____
  -- DAC Peripheral Access Layer
  ______
---- */
/*!
* @addtogroup DAC Peripheral Access Layer DAC Peripheral Access Layer
* @ {
*/
/** DAC - Register Layout Typedef */
typedef struct {
 struct {
                                             /* offset: 0x0, array
step: 0x2 */
                                              /**< DAC Data Low
    IO uint8 t DATL;
Register, array offset: 0x0, array step: 0x2 */
    IO uint8 t DATH;
                                              /**< DAC Data High
Register, array offset: 0x1, array step: 0x2 */
 } DAT[2];
      uint8_t RESERVED 0[28];
   IO uint8_t SR;
                                             /**< DAC Status
Register, offset: 0x20 */
 IO uint8 t CO;
                                             /**< DAC Control
Register, offset: 0x21 */
 IO uint8 t C1;
                                            /**< DAC Control
Register 1, offset: 0x22 */
                                            /**< DAC Control
IO uint8 t C2;
Register 2, offset: 0x23 */
} DAC Type, *DAC MemMapPtr;
/* -----
  -- DAC - Register accessor macros
```

```
---- */
* @addtogroup DAC Register Accessor Macros DAC - Register accessor
macros
* @ {
 */
/* DAC - Register accessors */
#define DAC DATL REG(base,index)
                                              ((base)-
>DAT[index].DATL)
#define DAC DATL COUNT
#define DAC DATH REG(base,index)
                                                ((base)-
>DAT[index].DATH)
#define DAC DATH COUNT
#define DAC SR REG(base)
                                                ((base) ->SR)
#define DAC CO REG(base)
                                                ((base) -> C0)
#define DAC C1 REG(base)
                                                ((base) ->C1)
#define DAC C2 REG(base)
                                                 ((base) -> C2)
/*!
* @ }
 */ /* end of group DAC Register Accessor Macros */
/* -----
_____
  -- DAC Register Masks
---- */
* @addtogroup DAC Register Masks DAC Register Masks
 * @ {
 */
/* DATL Bit Fields */
#define DAC DATL DATAO MASK
                                                0xFFu
#define DAC DATL DATAO SHIFT
                                                0
#define DAC DATL DATAO WIDTH
                                                8
#define DAC DATL DATAO(x)
(((uint8 t) (((uint8 t) (x)) << DAC DATL DATAO SHIFT)) & DAC DATL DATAO MASK)
/* DATH Bit Fields */
#define DAC_DATH_DATA1_MASK
                                                0xFu
#define DAC_DATH_DATA1_SHIFT
                                                0
#define DAC DATH DATA1 WIDTH
                                                4
#define DAC DATH DATA1(x)
(((uint8 t)(((uint8 t)(x)) << DAC DATH DATA1 SHIFT)) & DAC DATH DATA1 MASK)
/* SR Bit Fields */
#define DAC SR DACBFRPBF_MASK
                                                0x1u
#define DAC_SR_DACBFRPBF_SHIFT
                                                0
#define DAC_SR_DACBFRPBF_WIDTH
                                                1
#define DAC_SR_DACBFRPBF(x)
(((uint8 t)(((uint8 t)(x))<<DAC SR DACBFRPBF SHIFT))&DAC SR DACBFRPBF MAS
K)
#define DAC SR DACBFRPTF MASK
                                                0x2u
#define DAC SR DACBFRPTF SHIFT
                                                1
#define DAC SR DACBFRPTF WIDTH
                                                1
```

```
#define DAC SR DACBFRPTF(x)
(((uint8 t)(((uint8 t)(x)) << DAC SR DACBFRPTF SHIFT)) &DAC SR DACBFRPTF MAS
/* CO Bit Fields */
#define DAC CO DACBBIEN MASK
                                                    0×111
#define DAC CO DACBBIEN SHIFT
                                                    0
#define DAC CO DACBBIEN WIDTH
                                                    1
#define DAC CO DACBBIEN(x)
(((uint8 t) (((uint8 t) (x)) << DAC CO DACBBIEN SHIFT)) & DAC CO DACBBIEN MASK)
#define DAC CO DACBTIEN MASK
                                                    0x2u
#define DAC_CO_DACBTIEN_SHIFT
#define DAC_CO_DACBTIEN_WIDTH
                                                    1
#define DAC CO DACBTIEN(x)
(((uint8 t) (((uint8 t) (x)) << DAC_CO_DACBTIEN_SHIFT)) & DAC_CO_DACBTIEN_MASK)
#define DAC CO LPEN MASK
                                                    0x8u
#define DAC CO LPEN SHIFT
                                                    3
#define DAC CO LPEN WIDTH
#define DAC CO LPEN(x)
(((uint8 t) (((uint8 t)(x)) << DAC CO LPEN SHIFT)) & DAC CO LPEN MASK)
#define DAC CO DACSWTRG MASK
                                                    0x10u
#define DAC_CO_DACSWTRG_SHIFT
#define DAC_CO_DACSWTRG_WIDTH
                                                    1
#define DAC CO DACSWTRG(x)
(((uint8 t)(((uint8 t)(x)) << DAC CO DACSWTRG SHIFT)) &DAC CO DACSWTRG MASK)
#define DAC CO DACTRGSEL MASK
                                                    0x20u
#define DAC CO DACTRGSEL SHIFT
#define DAC CO DACTRGSEL WIDTH
                                                    1
#define DAC CO DACTRGSEL(x)
(((uint8 t)(((uint8 t)(x)) << DAC CO DACTRGSEL SHIFT)) & DAC CO DACTRGSEL MAS
K)
#define DAC CO DACRFS MASK
                                                    0x40u
#define DAC CO DACRFS SHIFT
                                                    6
#define DAC CO DACRFS WIDTH
                                                    1
#define DAC CO DACRFS(x)
(((uint8 t) (((uint8 t) (x)) << DAC_CO_DACRFS_SHIFT)) &DAC_CO_DACRFS_MASK)</pre>
#define DAC CO DACEN MASK
                                                    0x80u
#define DAC_CO_DACEN_SHIFT
                                                    7
#define DAC_CO_DACEN_WIDTH
                                                    1
#define DAC_CO_DACEN(x)
(((uint8 t)(((uint8 t)(x)) << DAC CO DACEN SHIFT)) & DAC CO DACEN MASK)
/* C1 Bit Fields */
#define DAC C1 DACBFEN MASK
                                                    0x1u
#define DAC C1 DACBFEN SHIFT
                                                    0
#define DAC_C1_DACBFEN_WIDTH
#define DAC_C1_DACBFEN(x)
                                                    1
(((uint8 t)(((uint8 t)(x)) << DAC C1 DACBFEN SHIFT)) & DAC C1 DACBFEN MASK)
#define DAC C1 DACBFMD MASK
                                                    0 \times 4 u
                                                    2
#define DAC C1 DACBFMD SHIFT
#define DAC C1 DACBFMD WIDTH
#define DAC C1 DACBFMD(x)
(((uint8 t)(((uint8 t)(x))<<DAC C1 DACBFMD SHIFT))&DAC C1 DACBFMD MASK)
#define DAC C1 DMAEN MASK
                                                    0x80u
#define DAC_C1_DMAEN_SHIFT
                                                    7
#define DAC_C1_DMAEN_WIDTH
                                                    1
#define DAC C1 DMAEN(x)
(((uint8 t) (((uint8 t)(x)) << DAC C1 DMAEN SHIFT)) & DAC C1 DMAEN MASK)
/* C2 Bit Fields */
#define DAC C2 DACBFUP MASK
                                                    0x1u
#define DAC C2 DACBFUP SHIFT
                                                    0
#define DAC C2 DACBFUP WIDTH
                                                    1
```

```
#define DAC C2 DACBFUP(x)
(((uint8 t) (((uint8 t) (x)) << DAC C2 DACBFUP SHIFT)) &DAC C2 DACBFUP MASK)
#define DAC_C2_DACBFRP_MASK
#define DAC_C2_DACBFRP_SHIFT
                                               0x10u
#define DAC_C2_DACBFRP_WIDTH
                                                1
#define DAC C2 DACBFRP(x)
(((uint8 t)(((uint8 t)(x)) << DAC C2 DACBFRP SHIFT)) &DAC C2 DACBFRP MASK)
/*!
* @}
 ^{*}/ /* end of group DAC Register Masks ^{*}/
/* DAC - Peripheral instance base addresses */
/** Peripheral DACO base address */
#define DAC0 BASE
                                               (0x4003F000u)
/** Peripheral DACO base pointer */
#define DAC0
                                                ((DAC Type *)DAC0 BASE)
#define DACO BASE PTR
                                                (DACO)
/** Array initializer of DAC peripheral base addresses */
#define DAC BASE ADDRS
                                              { DACO BASE }
/** Array initializer of DAC peripheral base pointers */
#define DAC BASE PTRS
                                               { DACO }
/* -----
  -- DAC - Register accessor macros
  ______
----- */
/*!
* @addtogroup DAC Register Accessor Macros DAC - Register accessor
macros
 * @ {
 */
/* DAC - Register instance definitions */
/* DAC0 */
#define DAC0 DAT0L
                                               DAC DATL REG(DAC0,0)
#define DAC0 DAT0H
                                               DAC DATH REG(DAC0,0)
#define DAC0 DAT1L
                                               DAC DATL REG(DAC0,1)
#define DACO DAT1H
                                               DAC DATH REG(DAC0,1)
#define DACO SR
                                               DAC SR REG(DAC0)
                                               DAC_CO_REG(DACO)
#define DACO CO
#define DAC0_C1
                                               DAC_C1_REG(DAC0)
#define DAC0 C2
                                               DAC C2 REG(DAC0)
/* DAC - Register array accessors */
#define DAC0 DATL(index)
                                              DAC DATL REG(DACO, index)
#define DAC0 DATH(index)
                                               DAC DATH REG(DACO, index)
/*!
* @ }
 */ /* end of group DAC Register Accessor Macros */
/*!
 * @ }
 ^{\star}/ /* end of group DAC Peripheral Access Layer ^{\star}/
```

```
-- DMA Peripheral Access Layer
  ______
---- */
/ * !
* @addtogroup DMA Peripheral Access Layer DMA Peripheral Access Layer
 */
/** DMA - Register Layout Typedef */
typedef struct {
    uint8_t RESERVED_0[256];
                                               /* offset: 0x100,
 struct {
array step: 0x10 */
    IO uint32 t SAR;
                                                 /**< Source Address
Register, array offset: 0x100, array step: 0x10 */
    IO uint32 t DAR;
                                                 /**< Destination
Address Register, array offset: 0x104, array step: 0x10 */
                                                /* offset: 0x108,
   union {
array step: 0x10 */
     IO uint32 t DSR BCR;
                                                 /**< DMA Status
Register / Byte Count Register, array offset: 0x108, array step: 0x10 */
                                                  /* offset: 0x108,
    struct {
array step: 0x10 */
          uint8 t RESERVED 0[3];
        __IO uint8_t DSR;
                                                    /**< DMA DSR0
register...DMA DSR3 register., array offset: 0x10B, array step: 0x10 */
    } DMA DSR ACCESS8BIT;
    IO uint32_t DCR;
                                                /**< DMA Control
Register, array offset: 0x10C, array step: 0x10 */
 } DMA[4];
} DMA Type, *DMA MemMapPtr;
_____
  -- DMA - Register accessor macros
  ______
---- */
/*!
* @addtogroup DMA Register Accessor_Macros DMA - Register accessor
macros
* @ {
*/
/* DMA - Register accessors */
#define DMA SAR REG(base, index)
                                             ((base) -> DMA [index].SAR)
#define DMA_SAR_COUNT
#define DMA DAR REG(base,index)
                                             ((base) ->DMA[index].DAR)
#define DMA DAR COUNT
#define DMA DSR BCR REG(base, index)
                                             ((base)-
>DMA[index].DSR BCR)
#define DMA DSR BCR COUNT
```

```
#define DMA DSR REG(base,index)
                                               ((base) -
>DMA[index].DMA DSR ACCESS8BIT.DSR)
#define DMA DSR COUNT
#define DMA DCR REG(base,index)
                                                ((base) ->DMA[index].DCR)
#define DMA DCR COUNT
/*!
* @ }
 */ /* end of group DMA Register Accessor Macros */
/* -----
  -- DMA Register Masks
---- */
/*!
 * @addtogroup DMA Register Masks DMA Register Masks
* /
/* SAR Bit Fields */
#define DMA SAR SAR MASK
                                               0xFFFFFFFFu
#define DMA SAR SAR SHIFT
#define DMA SAR SAR WIDTH
                                                32
#define DMA SAR SAR(x)
(((uint32 t)(((uint32 t)(x))<<DMA SAR SAR SHIFT))&DMA SAR SAR MASK)
/* DAR Bit Fields */
#define DMA DAR DAR MASK
                                                0xFFFFFFFFu
#define DMA DAR DAR SHIFT
                                                0
#define DMA DAR DAR WIDTH
                                                32
#define DMA DAR DAR(x)
(((uint32 t)(((uint32 t)(x))<<DMA DAR DAR SHIFT))&DMA DAR DAR MASK)
/* DSR BCR Bit Fields */
#define DMA DSR BCR BCR MASK
                                                0xFFFFFFu
#define DMA DSR BCR BCR SHIFT
#define DMA_DSR_BCR_BCR_WIDTH
                                                24
#define DMA DSR BCR BCR(x)
(((uint32 t)(((uint32 t)(x)) << DMA DSR BCR BCR SHIFT)) &DMA DSR BCR BCR MAS
#define DMA DSR BCR DONE MASK
                                                0x1000000u
#define DMA DSR BCR DONE SHIFT
                                                2.4
#define DMA DSR BCR DONE WIDTH
#define DMA DSR BCR DONE(x)
(((uint32 t)(((uint32 t)(x))<<DMA DSR BCR DONE SHIFT))&DMA DSR BCR DONE M
ASK)
#define DMA DSR BCR BSY MASK
                                                0x2000000u
#define DMA DSR BCR BSY SHIFT
                                                25
#define DMA DSR BCR BSY WIDTH
                                                1
#define DMA DSR BCR BSY(x)
(((uint32 t)(((uint32 t)(x)) << DMA DSR BCR BSY SHIFT)) & DMA DSR BCR BSY MAS
K)
#define DMA DSR BCR REQ MASK
                                                0x4000000u
#define DMA DSR BCR REQ SHIFT
                                                26
#define DMA DSR BCR REQ WIDTH
#define DMA DSR BCR REQ(x)
(((uint32 t)(((uint32 t)(x))<<DMA DSR BCR REQ SHIFT))&DMA DSR BCR REQ MAS
K)
                                                0x10000000u
#define DMA DSR BCR BED MASK
```

```
#define DMA DSR BCR BED SHIFT
                                                  28
#define DMA DSR BCR BED WIDTH
                                                  1
#define DMA DSR BCR BED(x)
(((uint32 t)(((uint32 t)(x))<<DMA DSR BCR BED SHIFT))&DMA DSR BCR BED MAS
#define DMA DSR BCR BES MASK
                                                  0x20000000u
#define DMA DSR BCR BES SHIFT
                                                  29
#define DMA DSR BCR BES WIDTH
#define DMA DSR BCR BES(x)
(((uint32 t)(((uint32 t)(x))<<DMA DSR BCR BES SHIFT))&DMA DSR BCR BES MAS
K)
#define DMA DSR BCR CE MASK
                                                  0x40000000u
#define DMA DSR BCR CE SHIFT
                                                  30
                                                  1
#define DMA DSR BCR CE WIDTH
#define DMA DSR BCR CE(x)
(((uint32 t)(((uint32 t)(x))<<DMA DSR BCR CE SHIFT))&DMA DSR BCR CE MASK)
/* DCR Bit Fields */
#define DMA DCR LCH2 MASK
                                                  0x3u
#define DMA DCR LCH2 SHIFT
                                                  0
                                                  2
#define DMA DCR LCH2 WIDTH
#define DMA DCR LCH2(x)
(((uint32 t)(((uint32 t)(x))<<DMA DCR LCH2 SHIFT))&DMA DCR LCH2 MASK)
#define DMA DCR LCH1 MASK
                                                  0xCu
#define DMA DCR LCH1 SHIFT
                                                  2
#define DMA DCR LCH1 WIDTH
                                                  2
#define DMA DCR LCH1(x)
(((uint32 t)(((uint32 t)(x))<<DMA DCR LCH1 SHIFT))&DMA DCR LCH1 MASK)
#define DMA DCR LINKCC MASK
                                                  0x30u
#define DMA DCR LINKCC SHIFT
                                                  4
#define DMA DCR LINKCC WIDTH
#define DMA DCR LINKCC(x)
(((uint32 t)(((uint32 t)(x)) << DMA DCR LINKCC SHIFT)) & DMA DCR LINKCC MASK)
#define DMA DCR D REO MASK
                                                  0x80u
#define DMA DCR D REQ SHIFT
                                                  7
#define DMA DCR D REQ WIDTH
                                                  1
#define DMA DCR D REQ(x)
(((uint32 t)(((uint32 t)(x))<<DMA DCR D REQ SHIFT))&DMA DCR D REQ MASK)
#define DMA_DCR_DMOD_MASK
                                                  0xF00u
#define DMA_DCR_DMOD_SHIFT
                                                  8
#define DMA DCR DMOD WIDTH
                                                  4
#define DMA DCR DMOD(x)
(((uint32 t)(((uint32 t)(x))<<DMA DCR DMOD SHIFT))&DMA DCR DMOD MASK)
#define DMA DCR SMOD MASK
                                                  0xF000u
#define DMA DCR SMOD SHIFT
                                                  12
#define DMA DCR SMOD WIDTH
#define DMA_DCR_SMOD(x)
(((uint32 t)(((uint32 t)(x))<<DMA DCR SMOD SHIFT))&DMA DCR SMOD MASK)
#define DMA DCR START MASK
                                                  0x10000u
#define DMA DCR START SHIFT
                                                  16
#define DMA DCR START WIDTH
                                                  1
#define DMA DCR START(x)
(((uint32 t)(((uint32 t)(x)) << DMA DCR START SHIFT)) & DMA DCR START MASK)
#define DMA DCR DSIZE MASK
                                                  0x60000u
#define DMA_DCR_DSIZE_SHIFT
                                                  17
#define DMA DCR DSIZE WIDTH
                                                  2
#define DMA DCR DSIZE(x)
(((uint32 t)(((uint32 t)(x)) << DMA DCR DSIZE SHIFT)) & DMA DCR DSIZE MASK)
#define DMA DCR DINC MASK
                                                  0x80000u
#define DMA DCR DINC SHIFT
                                                  19
#define DMA DCR DINC WIDTH
                                                  1
```

```
#define DMA DCR DINC(x)
(((uint32 t)(((uint32 t)(x))<<DMA DCR DINC SHIFT))&DMA DCR DINC MASK)
#define DMA DCR SSIZE MASK
                                                  0x300000u
#define DMA_DCR_SSIZE_SHIFT
                                                  20
#define DMA DCR SSIZE WIDTH
#define DMA DCR SSIZE(x)
(((uint32 t)(((uint32 t)(x)) << DMA DCR SSIZE SHIFT)) & DMA DCR SSIZE MASK)
#define DMA DCR SINC MASK
                                                  0x400000u
#define DMA DCR SINC SHIFT
                                                  22
#define DMA DCR SINC WIDTH
                                                  1
#define DMA DCR SINC(x)
(((uint32_t)(((uint32_t)(x)) << DMA_DCR_SINC_SHIFT))&DMA_DCR_SINC_MASK)
#define DMA DCR EADREQ MASK
                                                  0x800000u
#define DMA DCR EADREQ SHIFT
                                                  23
#define DMA DCR EADREQ WIDTH
#define DMA DCR EADREQ(x)
(((uint32_t)(((uint32_t)(x))<<DMA_DCR_EADREQ_SHIFT))&DMA_DCR_EADREQ_MASK)</pre>
#define DMA DCR AA MASK
                                                  0x10000000u
#define DMA DCR AA SHIFT
                                                  28
#define DMA DCR AA WIDTH
                                                  1
#define DMA DCR AA(x)
(((uint32 t)(((uint32 t)(x))<<DMA DCR AA SHIFT))&DMA DCR AA MASK)
#define DMA DCR CS MASK
                                                  0x20000000u
#define DMA DCR CS SHIFT
                                                  29
#define DMA DCR CS WIDTH
                                                  1
#define DMA DCR CS(x)
(((uint32 t)(((uint32 t)(x))<<DMA DCR CS SHIFT))&DMA DCR CS MASK)
#define DMA DCR ERQ MASK
                                                  0x40000000u
#define DMA DCR ERQ SHIFT
                                                  30
#define DMA DCR ERQ WIDTH
#define DMA DCR ERQ(x)
(((uint32 t)(((uint32 t)(x))<<DMA DCR ERQ SHIFT))&DMA DCR ERQ MASK)
#define DMA DCR EINT MASK
                                                  0x80000000u
#define DMA DCR EINT SHIFT
                                                  31
#define DMA DCR EINT WIDTH
                                                  1
#define DMA DCR EINT(x)
(((uint32 t)(((uint32 t)(x))<<DMA DCR EINT SHIFT))&DMA DCR EINT MASK)
/*!
* @}
*/ /* end of group DMA Register Masks */
/* DMA - Peripheral instance base addresses */
/** Peripheral DMA base address */
#define DMA BASE
                                                  (0x40008000u)
/** Peripheral DMA base pointer */
                                                  ((DMA Type *)DMA BASE)
#define DMA0
#define DMA BASE PTR
/** Array initializer of DMA peripheral base addresses */
#define DMA BASE ADDRS
                                                  { DMA BASE }
/** Array initializer of DMA peripheral base pointers */
#define DMA BASE PTRS
                                                 { DMA0 }
  -- DMA - Register accessor macros
---- */
```

```
* @addtogroup DMA Register Accessor Macros DMA - Register accessor
macros
 * @ {
 */
/* DMA - Register instance definitions */
/* DMA */
#define DMA SAR0
                                               DMA SAR REG(DMA0,0)
#define DMA DAR0
                                               DMA DAR REG(DMA0,0)
                                               DMA DSR BCR REG(DMA0,0)
#define DMA DSR BCR0
#define DMA DSR0
                                               DMA DSR REG(DMA0,0)
#define DMA DCR0
                                               DMA DCR REG(DMA0,0)
#define DMA SAR1
                                               DMA SAR REG(DMA0,1)
                                               DMA DAR REG(DMA0,1)
#define DMA DAR1
#define DMA DSR BCR1
                                               DMA DSR BCR REG(DMA0,1)
#define DMA DSR1
                                               DMA DSR REG(DMA0,1)
#define DMA DCR1
                                               DMA DCR REG(DMA0,1)
                                               DMA SAR REG(DMA0,2)
#define DMA SAR2
                                               DMA DAR REG(DMA0,2)
#define DMA DAR2
#define DMA DSR BCR2
                                               DMA DSR BCR REG(DMA0,2)
                                               DMA DSR REG(DMA0,2)
#define DMA DSR2
                                               DMA DCR REG(DMA0,2)
#define DMA DCR2
#define DMA SAR3
                                               DMA SAR REG(DMA0,3)
                                               DMA DAR REG(DMA0,3)
#define DMA DAR3
#define DMA DSR BCR3
                                               DMA DSR BCR REG(DMA0,3)
                                               DMA DSR REG(DMA0,3)
#define DMA DSR3
#define DMA DCR3
                                               DMA DCR REG(DMA0,3)
/* DMA - Register array accessors */
#define DMA SAR(index)
                                               DMA SAR REG(DMA0, index)
#define DMA DAR(index)
                                               DMA DAR REG(DMA0, index)
#define DMA DSR BCR(index)
DMA DSR BCR REG(DMA0, index)
#define DMA DSR(index)
                                               DMA DSR REG(DMA0, index)
#define DMA DCR (index)
                                               DMA DCR REG(DMA0,index)
/*!
* @ }
 ^{*}/ /* end of group DMA Register Accessor Macros ^{*}/
/*!
 */ /* end of group DMA Peripheral Access Layer */
/* -----
  -- DMAMUX Peripheral Access Layer
  ______
---- */
* @addtogroup DMAMUX Peripheral Access Layer DMAMUX Peripheral Access
Layer
 * @ {
 */
```

```
/** DMAMUX - Register Layout Typedef */
typedef struct {
__IO uint8_t CHCFG[4];
                                             /**< Channel
Configuration register, array offset: 0x0, array step: 0x1 */
} DMAMUX Type, *DMAMUX MemMapPtr;
/* -----
  -- DMAMUX - Register accessor macros
_____ */
/ * !
* @addtogroup DMAMUX Register Accessor Macros DMAMUX - Register accessor
macros
* @ {
*/
/* DMAMUX - Register accessors */
#define DMAMUX_CHCFG_REG(base, index)
                                          ((base) ->CHCFG[index])
#define DMAMUX CHCFG COUNT
/*!
* @ }
*/ /* end of group DMAMUX Register Accessor Macros */
/* -----
  -- DMAMUX Register Masks
  _____
---- */
/*!
* @addtogroup DMAMUX Register Masks DMAMUX Register Masks
 * @ {
*/
/* CHCFG Bit Fields */
#define DMAMUX CHCFG SOURCE MASK
                                          0x3Fu
#define DMAMUX CHCFG SOURCE SHIFT
#define DMAMUX CHCFG SOURCE WIDTH
#define DMAMUX CHCFG SOURCE(x)
(((uint8 t)(((uint8 t)(x)) << DMAMUX CHCFG SOURCE SHIFT)) & DMAMUX CHCFG SOUR
CE MASK)
#define DMAMUX CHCFG TRIG MASK
                                            0 \times 40 11
#define DMAMUX CHCFG TRIG SHIFT
                                            6
#define DMAMUX CHCFG TRIG WIDTH
#define DMAMUX CHCFG TRIG(x)
(((uint8 t)(((uint8 t)(x)) < DMAMUX CHCFG TRIG SHIFT)) & DMAMUX CHCFG TRIG M
ASK)
#define DMAMUX CHCFG ENBL MASK
                                           0x80u
#define DMAMUX_CHCFG_ENBL_SHIFT
#define DMAMUX CHCFG ENBL WIDTH
#define DMAMUX CHCFG ENBL(x)
(((uint8 t)(((uint8 t)(x)) << DMAMUX CHCFG ENBL SHIFT)) & DMAMUX CHCFG ENBL M
ASK)
```

```
* @ }
 */ /* end of group DMAMUX Register Masks */
/* DMAMUX - Peripheral instance base addresses */
/** Peripheral DMAMUX0 base address */
#define DMAMUX0 BASE
                                              (0x40021000u)
/** Peripheral DMAMUX0 base pointer */
#define DMAMUX0
                                              ((DMAMUX Type
*) DMAMUXO BASE)
\#define \overline{DMAMUX0} BASE PTR
                                              (DMAMUX0)
/** Array initializer of DMAMUX peripheral base addresses */
#define DMAMUX BASE ADDRS
                                             { DMAMUX0 BASE }
/** Array initializer of DMAMUX peripheral base pointers */
#define DMAMUX BASE PTRS
                                             { DMAMUX0 }
/* -----
  -- DMAMUX - Register accessor macros
  ______
---- */
/*!
* @addtogroup DMAMUX Register Accessor Macros DMAMUX - Register accessor
macros
* @ {
 * /
/* DMAMUX - Register instance definitions */
/* DMAMUX0 */
#define DMAMUX0 CHCFG0
DMAMUX CHCFG REG (DMAMUX0,0)
#define DMAMUX0 CHCFG1
DMAMUX CHCFG REG (DMAMUX0,1)
#define DMAMUX0 CHCFG2
DMAMUX CHCFG REG(DMAMUX0,2)
#define DMAMUX0 CHCFG3
DMAMUX CHCFG REG (DMAMUX0,3)
/* DMAMUX - Register array accessors */
#define DMAMUX0 CHCFG(index)
DMAMUX CHCFG REG(DMAMUX0, index)
/*!
* @ }
 */ /* end of group DMAMUX Register Accessor Macros */
/*!
 */ /* end of group DMAMUX Peripheral Access Layer */
  -- FGPIO Peripheral Access Layer
---- */
```

```
* @addtogroup FGPIO Peripheral Access Layer FGPIO Peripheral Access
Layer
* @ {
*/
/** FGPIO - Register Layout Typedef */
typedef struct {
 IO uint32 t PDOR;
                                            /**< Port Data Output
Register, offset: 0x0 */
 O uint32 t PSOR;
                                            /**< Port Set Output
Register, offset: 0x4 */
                                            /**< Port Clear Output
 O uint32 t PCOR;
Register, offset: 0x8 */
 O uint32 t PTOR;
                                            /**< Port Toggle
Output Register, offset: 0xC */
  I uint32 t PDIR;
                                            /**< Port Data Input
Register, offset: 0x10 */
IO uint32 t PDDR;
                                            /**< Port Data
Direction Register, offset: 0x14 */
} FGPIO Type, *FGPIO MemMapPtr;
/* -----
  -- FGPIO - Register accessor macros
---- */
/*!
* @addtogroup FGPIO Register Accessor Macros FGPIO - Register accessor
macros
* @ {
* /
/* FGPIO - Register accessors */
#define FGPIO_PDOR_REG(base)
                                          ((base)->PDOR)
#define FGPIO_PSOR_REG(base)
                                          ((base)->PSOR)
#define FGPIO_PCOR REG(base)
                                          ((base)->PCOR)
#define FGPIO PTOR REG(base)
                                          ((base)->PTOR)
#define FGPIO PDIR REG(base)
                                          ((base)->PDIR)
#define FGPIO PDDR REG(base)
                                          ((base) ->PDDR)
/*!
* @ }
 */ /* end of group FGPIO Register Accessor Macros */
/* -----
  -- FGPIO Register Masks
  ______
---- */
/*!
* @addtogroup FGPIO Register Masks FGPIO Register Masks
* @ {
* /
/* PDOR Bit Fields */
```

```
#define FGPIO PDOR PDO MASK
                                                  0xFFFFFFFFu
#define FGPIO PDOR PDO SHIFT
#define FGPIO_PDOR_PDO_WIDTH
                                                  32
#define FGPIO_PDOR_PDO(x)
(((uint32 t)(((uint32 t)(x))<<FGPIO PDOR PDO SHIFT))&FGPIO PDOR PDO MASK)
/* PSOR Bit Fields */
#define FGPIO PSOR PTSO MASK
                                                  0xFFFFFFFFu
#define FGPIO PSOR PTSO SHIFT
                                                  0
#define FGPIO PSOR PTSO WIDTH
                                                  32
#define FGPIO PSOR PTSO(x)
(((uint32 t)(((uint32 t)(x))<<FGPIO PSOR PTSO SHIFT))&FGPIO PSOR PTSO MAS
K)
/* PCOR Bit Fields */
#define FGPIO PCOR PTCO MASK
                                                  0xFFFFFFFFu
#define FGPIO PCOR PTCO SHIFT
                                                  \cap
#define FGPIO PCOR PTCO WIDTH
                                                  32
#define FGPIO PCOR PTCO(x)
(((uint32 t)(((uint32 t)(x))<<FGPIO PCOR PTCO SHIFT))&FGPIO PCOR PTCO MAS
K)
/* PTOR Bit Fields */
#define FGPIO PTOR PTTO MASK
                                                  0xFFFFFFFFu
#define FGPIO PTOR PTTO SHIFT
#define FGPIO PTOR PTTO WIDTH
                                                  32
#define FGPIO PTOR PTTO(x)
(((uint32 t)(((uint32 t)(x))<<FGPIO PTOR PTTO SHIFT))&FGPIO PTOR PTTO MAS
/* PDIR Bit Fields */
#define FGPIO PDIR PDI MASK
                                                  0xFFFFFFFu
#define FGPIO PDIR PDI SHIFT
#define FGPIO_PDIR_PDI_WIDTH
#define FGPIO PDIR PDI(x)
(((uint32 t)(((uint32 t)(x))<<FGPIO PDIR PDI SHIFT))&FGPIO PDIR PDI MASK)
/* PDDR Bit Fields */
#define FGPIO PDDR PDD MASK
                                                  0xFFFFFFFFu
#define FGPIO PDDR PDD SHIFT
                                                  \cap
#define FGPIO PDDR PDD WIDTH
                                                  32
#define FGPIO PDDR PDD(x)
(((uint32 t)(((uint32 t)(x))<<FGPIO PDDR PDD SHIFT))&FGPIO PDDR PDD MASK)
/*!
* @ }
 */ /* end of group FGPIO Register Masks */
/* FGPIO - Peripheral instance base addresses */
/** Peripheral FGPIOA base address */
#define FGPIOA BASE
                                                  (0xF80FF000u)
/** Peripheral FGPIOA base pointer */
#define FGPIOA
                                                  ((FGPIO Type
*)FGPIOA BASE)
#define FGPIOA BASE PTR
                                                  (FGPIOA)
/** Peripheral FGPIOB base address */
                                                  (0xF80FF040u)
#define FGPIOB BASE
/** Peripheral FGPIOB base pointer */
#define FGPIOB
                                                  ((FGPIO Type
*) FGPIOB BASE)
#define FGPIOB BASE PTR
                                                  (FGPIOB)
/** Peripheral FGPIOC base address */
#define FGPIOC BASE
                                                  (0xF80FF080u)
/** Peripheral FGPIOC base pointer */
```

```
#define FGPIOC
                                                 ((FGPIO_Type
*) FGPIOC BASE)
#define FGPIOC_BASE_PTR
                                                 (FGPIOC)
/** Peripheral FGPIOD base address */
#define FGPIOD BASE
                                                 (0xF80FF0C0u)
/** Peripheral FGPIOD base pointer */
#define FGPIOD
                                                 ((FGPIO Type
*) FGPIOD BASE)
#define FGPIOD BASE PTR
                                                 (FGPIOD)
/** Peripheral FGPIOE base address */
#define FGPIOE_BASE
                                                 (0xF80FF100u)
/** Peripheral FGPIOE base pointer */
#define FGPIOE
                                                 ((FGPIO Type
*) FGPIOE BASE)
#define FGPIOE BASE PTR
                                                 (FGPIOE)
/** Array initializer of FGPIO peripheral base addresses */
#define FGPIO BASE ADDRS
                                               { FGPIOA BASE,
FGPIOB BASE, FGPIOC BASE, FGPIOD BASE, FGPIOE BASE }
/** Array initializer of FGPIO peripheral base pointers */
#define FGPIO BASE PTRS
                                                { FGPIOA, FGPIOB,
FGPIOC, FGPIOD, FGPIOE }
/* -----
  -- FGPIO - Register accessor macros
---- */
/*!
 * @addtogroup FGPIO Register Accessor Macros FGPIO - Register accessor
macros
* @ {
 * /
/* FGPIO - Register instance definitions */
/* FGPIOA */
#define FGPIOA_PDOR
                                                 FGPIO PDOR REG(FGPIOA)
#define FGPIOA PSOR
                                                FGPIO PSOR REG(FGPIOA)
                                                FGPIO PCOR REG(FGPIOA)
#define FGPIOA PCOR
#define FGPIOA PTOR
                                                FGPIO PTOR REG(FGPIOA)
#define FGPIOA PDIR
                                                FGPIO PDIR REG(FGPIOA)
#define FGPIOA PDDR
                                                FGPIO PDDR REG(FGPIOA)
/* FGPIOB */
#define FGPIOB PDOR
                                                 FGPIO PDOR REG(FGPIOB)
#define FGPIOB_PSOR
                                                 FGPIO_PSOR_REG(FGPIOB)
#define FGPIOB PCOR
                                                 FGPIO PCOR REG(FGPIOB)
#define FGPIOB PTOR
                                                 FGPIO PTOR REG(FGPIOB)
#define FGPIOB PDIR
                                                 FGPIO PDIR REG(FGPIOB)
#define FGPIOB PDDR
                                                FGPIO PDDR REG(FGPIOB)
/* FGPIOC */
#define FGPIOC PDOR
                                                FGPIO PDOR REG(FGPIOC)
#define FGPIOC PSOR
                                                FGPIO PSOR REG(FGPIOC)
                                                FGPIO_PCOR_REG(FGPIOC)
#define FGPIOC_PCOR
#define FGPIOC_PTOR
                                                FGPIO PTOR REG(FGPIOC)
#define FGPIOC PDIR
                                                FGPIO PDIR REG(FGPIOC)
#define FGPIOC PDDR
                                                FGPIO PDDR REG(FGPIOC)
/* FGPIOD */
#define FGPIOD PDOR
                                                FGPIO PDOR REG(FGPIOD)
#define FGPIOD PSOR
                                                FGPIO PSOR REG(FGPIOD)
```

```
FGPIO PCOR REG(FGPIOD)
#define FGPIOD PCOR
                                                FGPIO PTOR REG(FGPIOD)
#define FGPIOD PTOR
#define FGPIOD PDIR
                                                FGPIO_PDIR_REG(FGPIOD)
                                                FGPIO PDDR REG(FGPIOD)
#define FGPIOD PDDR
/* FGPIOE */
#define FGPIOE PDOR
                                                FGPIO PDOR REG(FGPIOE)
                                                FGPIO PSOR REG(FGPIOE)
#define FGPIOE PSOR
#define FGPIOE PCOR
                                                FGPIO PCOR REG(FGPIOE)
#define FGPIOE PTOR
                                                FGPIO PTOR REG(FGPIOE)
#define FGPIOE PDIR
                                                FGPIO PDIR REG(FGPIOE)
#define FGPIOE PDDR
                                                FGPIO PDDR REG(FGPIOE)
/*!
* @}
 */ /* end of group FGPIO_Register_Accessor_Macros */
/*!
 * @ }
 */ /* end of group FGPIO Peripheral Access Layer */
/* -----
  -- FTFA Peripheral Access Layer
---- */
/*!
 * @addtogroup FTFA Peripheral Access Layer FTFA Peripheral Access Layer
 * @ {
 */
/** FTFA - Register Layout Typedef */
typedef struct {
 IO uint8 t FSTAT;
                                                  /**< Flash Status
Register, offset: 0x0 */
  __IO uint8_t FCNFG;
                                                  /**< Flash
Configuration Register, offset: 0x1 */
 I uint8 t FSEC;
                                                  /**< Flash Security
Register, offset: 0x2 */
 I uint8 t FOPT;
                                                  /**< Flash Option
Register, offset: 0x3 */
  IO uint8 t FCCOB3;
                                                  /**< Flash Common
Command Object Registers, offset: 0x4 */
                                                  /**< Flash Common
  __IO uint8_t FCCOB2;
Command Object Registers, offset: 0x5 */
                                                  /**< Flash Common
  IO uint8 t FCCOB1;
Command Object Registers, offset: 0x6 */
  __IO uint8_t FCCOB0;
                                                  /**< Flash Common
Command Object Registers, offset: 0x7 */
  IO uint8 t FCCOB7;
                                                  /**< Flash Common
Command Object Registers, offset: 0x8 */
  __IO uint8_t FCCOB6;
                                                  /**< Flash Common
Command Object Registers, offset: 0x9 */
 IO uint8_t FCCOB5;
                                                  /**< Flash Common
Command Object Registers, offset: 0xA */
 IO uint8 t FCCOB4;
                                                  /**< Flash Common
Command Object Registers, offset: 0xB */
```

```
__IO uint8_t FCCOBB;
                                                 /**< Flash Common
Command Object Registers, offset: 0xC */
  __IO uint8_t FCCOBA;
                                                 /**< Flash Common
Command Object Registers, offset: 0xD */
  IO uint8 t FCCOB9;
                                                 /**< Flash Common
Command Object Registers, offset: 0xE */
                                                 /**< Flash Common
  IO uint8 t FCCOB8;
Command Object Registers, offset: 0xF */
  __IO uint8 t FPROT3;
                                                 /**< Program Flash
Protection Registers, offset: 0x10 */
  IO uint8 t FPROT2;
                                                 /**< Program Flash
Protection Registers, offset: 0x11 */
  IO uint8 t FPROT1;
                                                 /**< Program Flash
Protection Registers, offset: 0x12 */
  IO uint8 t FPROT0;
                                                 /**< Program Flash
Protection Registers, offset: 0x13 */
} FTFA_Type, *FTFA_MemMapPtr;
/* -----
   -- FTFA - Register accessor macros
---- */
 * @addtogroup FTFA Register Accessor Macros FTFA - Register accessor
macros
* @ {
 */
/* FTFA - Register accessors */
#define FTFA FSTAT REG(base)
                                               ((base)->FSTAT)
#define FTFA FCNFG REG(base)
                                               ((base)->FCNFG)
#define FTFA FSEC REG(base)
                                               ((base)->FSEC)
#define FTFA FOPT REG(base)
                                               ((base)->FOPT)
#define FTFA_FCCOB3_REG(base)
                                               ((base)->FCCOB3)
#define FTFA_FCCOB2_REG(base)
                                               ((base)->FCCOB2)
#define FTFA FCCOB1 REG(base)
                                               ((base)->FCCOB1)
#define FTFA FCCOB0 REG(base)
                                               ((base)->FCCOB0)
#define FTFA FCCOB7 REG(base)
                                               ((base)->FCCOB7)
#define FTFA FCCOB6 REG(base)
                                               ((base) ->FCCOB6)
#define FTFA FCCOB5 REG(base)
                                               ((base)->FCCOB5)
#define FTFA FCCOB4 REG(base)
                                               ((base)->FCCOB4)
#define FTFA_FCCOBB_REG(base)
                                               ((base)->FCCOBB)
#define FTFA_FCCOBA_REG(base)
                                               ((base)->FCCOBA)
#define FTFA FCCOB9 REG(base)
                                               ((base)->FCCOB9)
#define FTFA FCCOB8 REG(base)
                                               ((base)->FCCOB8)
#define FTFA FPROT3 REG(base)
                                               ((base)->FPROT3)
#define FTFA FPROT2 REG(base)
                                               ((base)->FPROT2)
#define FTFA FPROT1 REG(base)
                                               ((base)->FPROT1)
#define FTFA FPROTO REG(base)
                                               ((base)->FPROT0)
/*!
 * @ }
 */ /* end of group FTFA Register Accessor Macros */
/* -----
_____
```

```
-- FTFA Register Masks
---- */
/*!
 * @addtogroup FTFA Register Masks FTFA Register Masks
* /
/* FSTAT Bit Fields */
#define FTFA FSTAT MGSTATO MASK
                                                 0x1u
#define FTFA FSTAT MGSTATO SHIFT
#define FTFA FSTAT MGSTAT0 WIDTH
#define FTFA FSTAT MGSTAT0(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FSTAT MGSTAT0 SHIFT))&FTFA FSTAT MGSTAT0
MASK)
#define FTFA FSTAT FPVIOL MASK
                                                  0x10u
#define FTFA FSTAT FPVIOL SHIFT
#define FTFA FSTAT FPVIOL WIDTH
#define FTFA FSTAT FPVIOL(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FSTAT FPVIOL SHIFT))&FTFA FSTAT FPVIOL M
#define FTFA FSTAT ACCERR MASK
                                                  0x20u
#define FTFA FSTAT ACCERR SHIFT
                                                  5
#define FTFA FSTAT ACCERR WIDTH
#define FTFA FSTAT ACCERR(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FSTAT ACCERR SHIFT))&FTFA FSTAT ACCERR M
ASK)
#define FTFA FSTAT RDCOLERR MASK
                                                 0x40u
#define FTFA FSTAT RDCOLERR SHIFT
                                                  6
#define FTFA FSTAT RDCOLERR WIDTH
                                                  1
#define FTFA FSTAT RDCOLERR(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FSTAT RDCOLERR SHIFT))&FTFA FSTAT RDCOLE
RR MASK)
#define FTFA FSTAT CCIF MASK
                                                  0x80u
#define FTFA FSTAT CCIF SHIFT
                                                  7
#define FTFA FSTAT CCIF WIDTH
                                                  1
#define FTFA_FSTAT_CCIF(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FSTAT CCIF SHIFT))&FTFA FSTAT CCIF MASK)
/* FCNFG Bit Fields */
#define FTFA FCNFG ERSSUSP MASK
                                                  0x10u
#define FTFA FCNFG ERSSUSP SHIFT
#define FTFA FCNFG ERSSUSP WIDTH
                                                  1
#define FTFA FCNFG ERSSUSP(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FCNFG ERSSUSP SHIFT))&FTFA FCNFG ERSSUSP
MASK)
#define FTFA FCNFG ERSAREQ MASK
                                                  0x20u
#define FTFA FCNFG ERSAREQ SHIFT
                                                  5
#define FTFA FCNFG ERSAREQ WIDTH
#define FTFA FCNFG ERSAREQ(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FCNFG ERSAREQ SHIFT))&FTFA FCNFG ERSAREQ
MASK)
#define FTFA FCNFG RDCOLLIE MASK
                                                 0x40u
#define FTFA_FCNFG_RDCOLLIE_SHIFT
#define FTFA FCNFG RDCOLLIE WIDTH
#define FTFA FCNFG RDCOLLIE(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FCNFG RDCOLLIE SHIFT))&FTFA FCNFG RDCOLL
IE MASK)
#define FTFA FCNFG CCIE MASK
                                                  0x80u
#define FTFA FCNFG CCIE SHIFT
                                                  7
```

```
#define FTFA FCNFG CCIE WIDTH
                                                   1
#define FTFA FCNFG CCIE(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FCNFG CCIE SHIFT))&FTFA_FCNFG_CCIE_MASK)</pre>
/* FSEC Bit Fields */
#define FTFA FSEC SEC MASK
                                                   0x3u
#define FTFA FSEC SEC SHIFT
                                                   0
#define FTFA FSEC SEC WIDTH
                                                   2
#define FTFA FSEC SEC(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FSEC SEC SHIFT))&FTFA FSEC SEC MASK)
#define FTFA FSEC FSLACC MASK
                                                   0xCu
#define FTFA FSEC FSLACC SHIFT
                                                   2
#define FTFA_FSEC_FSLACC_WIDTH
                                                   2
#define FTFA FSEC FSLACC(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FSEC FSLACC SHIFT))&FTFA FSEC FSLACC MAS
K)
#define FTFA FSEC MEEN MASK
                                                   0x30u
#define FTFA FSEC MEEN SHIFT
                                                   4
#define FTFA FSEC MEEN WIDTH
                                                   2
#define FTFA FSEC MEEN(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FSEC MEEN SHIFT))&FTFA FSEC MEEN MASK)
#define FTFA FSEC KEYEN MASK
                                                   0xC0u
#define FTFA FSEC KEYEN SHIFT
                                                   6
#define FTFA FSEC KEYEN WIDTH
                                                   2
#define FTFA FSEC KEYEN(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FSEC KEYEN SHIFT))&FTFA FSEC KEYEN MASK)
/* FOPT Bit Fields \overline{*}/
#define FTFA FOPT OPT MASK
                                                   0xFFu
#define FTFA FOPT OPT SHIFT
                                                   0
#define FTFA FOPT OPT WIDTH
                                                   8
#define FTFA FOPT OPT(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FOPT OPT SHIFT))&FTFA FOPT OPT MASK)
/* FCCOB3 Bit Fields */
#define FTFA FCCOB3 CCOBn MASK
                                                   0xFFu
#define FTFA FCCOB3 CCOBn SHIFT
                                                   0
#define FTFA FCCOB3 CCOBn WIDTH
                                                   8
#define FTFA FCCOB3 CCOBn(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FCCOB3 CCOBn SHIFT))&FTFA FCCOB3 CCOBn M
ASK)
/* FCCOB2 Bit Fields */
                                                   0xFFu
#define FTFA FCCOB2 CCOBn MASK
#define FTFA FCCOB2 CCOBn SHIFT
                                                   0
#define FTFA FCCOB2 CCOBn WIDTH
                                                   8
#define FTFA FCCOB2 CCOBn(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FCCOB2 CCOBn SHIFT))&FTFA FCCOB2 CCOBn M
ASK)
/* FCCOB1 Bit Fields */
                                                   0xFFu
#define FTFA FCCOB1 CCOBn MASK
#define FTFA FCCOB1 CCOBn SHIFT
                                                   \cap
#define FTFA FCCOB1 CCOBn WIDTH
#define FTFA FCCOB1 CCOBn(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FCCOB1 CCOBn SHIFT))&FTFA FCCOB1 CCOBn M
ASK)
/* FCCOB0 Bit Fields */
#define FTFA_FCCOB0_CCOBn_MASK
                                                   0xFFu
#define FTFA FCCOBO CCOBn SHIFT
                                                   \cap
#define FTFA FCCOBO CCOBn WIDTH
#define FTFA FCCOB0 CCOBn(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FCCOBO CCOBn SHIFT))&FTFA FCCOBO CCOBn M
ASK)
/* FCCOB7 Bit Fields */
```

```
#define FTFA FCCOB7 CCOBn MASK
                                                  0xFFu
#define FTFA FCCOB7 CCOBn SHIFT
#define FTFA_FCCOB7_CCOBn_WIDTH
                                                  8
#define FTFA_FCCOB7_CCOBn(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FCCOB7 CCOBn SHIFT))&FTFA FCCOB7 CCOBn M
ASK)
/* FCCOB6 Bit Fields */
#define FTFA FCCOB6 CCOBn MASK
                                                  0xFFu
#define FTFA FCCOB6 CCOBn SHIFT
#define FTFA FCCOB6 CCOBn WIDTH
                                                  8
#define FTFA FCCOB6 CCOBn(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FCCOB6 CCOBn SHIFT))&FTFA FCCOB6 CCOBn M
ASK)
/* FCCOB5 Bit Fields */
#define FTFA FCCOB5 CCOBn MASK
                                                  0xFFu
#define FTFA FCCOB5 CCOBn SHIFT
                                                  0
#define FTFA FCCOB5 CCOBn WIDTH
#define FTFA FCCOB5 CCOBn(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FCCOB5 CCOBn SHIFT))&FTFA FCCOB5 CCOBn M
/* FCCOB4 Bit Fields */
#define FTFA FCCOB4 CCOBn MASK
                                                  0xFFu
#define FTFA FCCOB4 CCOBn SHIFT
                                                  \cap
#define FTFA FCCOB4 CCOBn WIDTH
                                                  8
#define FTFA FCCOB4 CCOBn(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FCCOB4 CCOBn SHIFT))&FTFA FCCOB4 CCOBn M
ASK)
/* FCCOBB Bit Fields */
#define FTFA FCCOBB CCOBn MASK
                                                  0xFFu
#define FTFA FCCOBB CCOBn SHIFT
                                                  0
                                                  8
#define FTFA FCCOBB CCOBn WIDTH
#define FTFA FCCOBB CCOBn(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FCCOBB CCOBn SHIFT))&FTFA FCCOBB CCOBn M
ASK)
/* FCCOBA Bit Fields */
#define FTFA FCCOBA CCOBn MASK
                                                  0xFFu
#define FTFA_FCCOBA_CCOBn_SHIFT
#define FTFA_FCCOBA_CCOBn_WIDTH
#define FTFA FCCOBA CCOBn(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FCCOBA CCOBn SHIFT))&FTFA FCCOBA CCOBn M
/* FCCOB9 Bit Fields */
#define FTFA FCCOB9 CCOBn MASK
                                                  0xFFu
#define FTFA FCCOB9 CCOBn SHIFT
                                                  \cap
#define FTFA FCCOB9_CCOBn_WIDTH
#define FTFA_FCCOB9_CCOBn(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FCCOB9 CCOBn SHIFT))&FTFA FCCOB9 CCOBn M
ASK)
/* FCCOB8 Bit Fields */
#define FTFA FCCOB8 CCOBn MASK
                                                  0xFFu
#define FTFA FCCOB8 CCOBn SHIFT
                                                  0
#define FTFA FCCOB8 CCOBn WIDTH
                                                  8
#define FTFA FCCOB8 CCOBn(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FCCOB8 CCOBn SHIFT))&FTFA FCCOB8 CCOBn M
ASK)
/* FPROT3 Bit Fields */
#define FTFA FPROT3 PROT MASK
                                                  0xFFu
#define FTFA FPROT3 PROT SHIFT
                                                  0
#define FTFA FPROT3 PROT WIDTH
                                                  8
```

```
#define FTFA FPROT3 PROT(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FPROT3 PROT SHIFT))&FTFA FPROT3 PROT MAS
/* FPROT2 Bit Fields */
#define FTFA FPROT2 PROT MASK
                                                OxFFu
#define FTFA FPROT2 PROT SHIFT
                                                \cap
#define FTFA FPROT2 PROT WIDTH
                                                8
#define FTFA FPROT2 PROT(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FPROT2 PROT SHIFT))&FTFA FPROT2 PROT MAS
K)
/* FPROT1 Bit Fields */
#define FTFA FPROT1 PROT MASK
                                                0xFFu
#define FTFA FPROT1 PROT SHIFT
#define FTFA FPROT1 PROT WIDTH
#define FTFA FPROT1 PROT(x)
(((uint8_t)(((uint8_t)(x))<<FTFA_FPROT1_PROT_SHIFT))&FTFA_FPROT1_PROT_MAS
/* FPROTO Bit Fields */
#define FTFA FPROTO PROT MASK
                                                0xFFu
#define FTFA FPROTO PROT SHIFT
#define FTFA FPROTO PROT WIDTH
#define FTFA FPROTO PROT(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FPROTO PROT SHIFT))&FTFA FPROTO PROT MAS
/*!
* @}
 */ /* end of group FTFA Register Masks */
/* FTFA - Peripheral instance base addresses */
/** Peripheral FTFA base address */
#define FTFA BASE
                                                (0x40020000u)
/** Peripheral FTFA base pointer */
#define FTFA
                                                ((FTFA Type *)FTFA BASE)
#define FTFA BASE PTR
                                                (FTFA)
/** Array initializer of FTFA peripheral base addresses */
#define FTFA BASE ADDRS
                                               { FTFA BASE }
/** Array initializer of FTFA peripheral base pointers */
#define FTFA BASE PTRS
                                               { FTFA }
/* -----
  -- FTFA - Register accessor macros
----- */
/*!
* @addtogroup FTFA Register Accessor Macros FTFA - Register accessor
macros
* @ {
 */
/* FTFA - Register instance definitions */
/* FTFA */
#define FTFA FSTAT
                                                FTFA FSTAT REG(FTFA)
#define FTFA FCNFG
                                                FTFA FCNFG REG(FTFA)
#define FTFA FSEC
                                                FTFA FSEC REG(FTFA)
                                                FTFA FOPT REG(FTFA)
#define FTFA FOPT
```

```
#define FTFA FCCOB3
                                          FTFA FCCOB3 REG(FTFA)
#define FTFA FCCOB2
                                          FTFA FCCOB2 REG(FTFA)
#define FTFA FCCOB1
                                          FTFA_FCCOB1_REG(FTFA)
                                          FTFA_FCCOB0_REG(FTFA)
#define FTFA_FCCOB0
#define FTFA FCCOB7
                                          FTFA FCCOB7 REG(FTFA)
                                          FTFA FCCOB6 REG(FTFA)
#define FTFA FCCOB6
#define FTFA FCCOB5
                                          FTFA FCCOB5 REG(FTFA)
#define FTFA FCCOB4
                                          FTFA FCCOB4 REG(FTFA)
#define FTFA FCCOBB
                                          FTFA FCCOBB REG(FTFA)
#define FTFA FCCOBA
                                          FTFA FCCOBA REG(FTFA)
#define FTFA FCCOB9
                                          FTFA FCCOB9 REG(FTFA)
#define FTFA FCCOB8
                                          FTFA FCCOB8 REG(FTFA)
#define FTFA FPROT3
                                          FTFA FPROT3 REG(FTFA)
#define FTFA FPROT2
                                          FTFA FPROT2 REG(FTFA)
#define FTFA FPROT1
                                          FTFA FPROT1 REG(FTFA)
#define FTFA FPROTO
                                           FTFA FPROTO REG(FTFA)
/*!
* @ }
^{\star}/ /* end of group FTFA Register Accessor Macros ^{\star}/
/*!
* @ }
*/ /* end of group FTFA Peripheral Access Layer */
/* -----
  -- GPIO Peripheral Access Layer
  ______
---- */
/*!
* @addtogroup GPIO Peripheral Access Layer GPIO Peripheral Access Layer
* @ {
*/
/** GPIO - Register Layout Typedef */
typedef struct {
 IO uint32 t PDOR;
                                            /**< Port Data Output
Register, offset: 0x0 */
 O uint32 t PSOR;
                                            /**< Port Set Output
Register, offset: 0x4 */
 __O uint32_t PCOR;
                                            /**< Port Clear Output
Register, offset: 0x8 */
  O uint32 t PTOR;
                                            /**< Port Toggle
Output Register, offset: 0xC */
 I uint32 t PDIR;
                                            /**< Port Data Input
Register, offset: 0x10 */
 IO uint32 t PDDR;
                                            /**< Port Data
Direction Register, offset: 0x14 */
} GPIO_Type, *GPIO_MemMapPtr;
/* -----
  -- GPIO - Register accessor macros
  ______
---- */
```

```
* @addtogroup GPIO Register Accessor Macros GPIO - Register accessor
macros
 * @ {
 */
/* GPIO - Register accessors */
#define GPIO PDOR REG(base)
                                                ((base)->PDOR)
#define GPIO PSOR REG(base)
                                                 ((base) ->PSOR)
#define GPIO PCOR REG(base)
                                                 ((base)->PCOR)
#define GPIO_PTOR_REG(base)
                                                ((base)->PTOR)
#define GPIO PDIR REG(base)
                                                ((base)->PDIR)
#define GPIO PDDR REG(base)
                                                ((base)->PDDR)
/*!
 * @ }
 ^{*}/ /* end of group GPIO Register Accessor Macros ^{*}/
/* -----
_____
  -- GPIO Register Masks
---- */
 * @addtogroup GPIO Register Masks GPIO Register Masks
 * @ {
/* PDOR Bit Fields */
#define GPIO PDOR PDO MASK
                                                0xFFFFFFFFu
#define GPIO PDOR PDO SHIFT
#define GPIO PDOR PDO WIDTH
                                                32
#define GPIO PDOR PDO(x)
(((uint32 t)(((uint32 t)(x))<<GPIO PDOR PDO SHIFT))&GPIO PDOR PDO MASK)
/* PSOR Bit Fields */
#define GPIO PSOR PTSO MASK
                                                0xFFFFFFFFu
#define GPIO PSOR PTSO SHIFT
                                                 \cap
#define GPIO PSOR PTSO WIDTH
                                                 32
#define GPIO PSOR PTSO(x)
(((uint32 t) (((uint32 t)(x)) << GPIO PSOR PTSO SHIFT)) &GPIO PSOR PTSO MASK)
/* PCOR Bit Fields */
#define GPIO_PCOR_PTCO_MASK
                                                0xFFFFFFFFu
#define GPIO_PCOR_PTCO_SHIFT
                                                 0
#define GPIO_PCOR_PTCO_WIDTH
                                                 32
#define GPIO PCOR PTCO(x)
(((uint32 t) (((uint32 t)(x)) << GPIO PCOR PTCO SHIFT)) & GPIO PCOR PTCO MASK)
/* PTOR Bit Fields */
#define GPIO_PTOR_PTTO_MASK
                                                0xFFFFFFFFu
#define GPIO PTOR PTTO SHIFT
#define GPIO_PTOR_PTTO_WIDTH
                                                 32
#define GPIO_PTOR_PTTO(x)
(((uint32 t) (((uint32 t)(x)) << GPIO PTOR PTTO SHIFT)) &GPIO PTOR PTTO MASK)
/* PDIR Bit Fields */
#define GPIO PDIR PDI MASK
                                                0xFFFFFFFFu
#define GPIO PDIR PDI SHIFT
#define GPIO PDIR PDI WIDTH
                                                32
```

```
#define GPIO_PDIR_PDI(x)
(((uint32 t)(((uint32 t)(x))<<GPIO PDIR PDI SHIFT))&GPIO PDIR PDI MASK)
/* PDDR Bit Fields */
#define GPIO_PDDR_PDD_MASK
                                                0xFFFFFFFFu
#define GPIO PDDR PDD SHIFT
#define GPIO PDDR PDD WIDTH
                                                32
#define GPIO PDDR PDD(x)
(((uint32 t)(((uint32 t)(x)) << GPIO PDDR PDD SHIFT))&GPIO PDDR PDD MASK)
/*!
* @ }
 */ /* end of group GPIO Register Masks */
/* GPIO - Peripheral instance base addresses */
/** Peripheral GPIOA base address */
#define GPIOA BASE
                                                 (0x400FF000u)
/** Peripheral GPIOA base pointer */
#define GPIOA
                                                 ((GPIO Type
*)GPIOA BASE)
#define GPIOA BASE PTR
                                                 (GPIOA)
/** Peripheral GPIOB base address */
#define GPIOB BASE
                                                (0x400FF040u)
/** Peripheral GPIOB base pointer */
#define GPIOB
                                                 ((GPIO_Type
*)GPIOB BASE)
#define GPIOB BASE PTR
                                                 (GPIOB)
/** Peripheral GPIOC base address */
#define GPIOC BASE
                                                 (0x400FF080u)
/** Peripheral GPIOC base pointer */
#define GPIOC
                                                 ((GPIO Type
*)GPIOC BASE)
#define GPIOC BASE PTR
                                                 (GPIOC)
/** Peripheral GPIOD base address */
#define GPIOD BASE
                                                 (0x400FF0C0u)
/** Peripheral GPIOD base pointer */
#define GPIOD
                                                 ((GPIO Type
*)GPIOD_BASE)
#define GPIOD BASE PTR
                                                 (GPIOD)
/** Peripheral GPIOE base address */
#define GPIOE BASE
                                                 (0x400FF100u)
/** Peripheral GPIOE base pointer */
#define GPIOE
                                                 ((GPIO Type
*)GPIOE BASE)
#define GPIOE BASE PTR
                                                 (GPIOE)
/** Array initializer of GPIO peripheral base addresses */
#define GPIO BASE ADDRS
                                                 { GPIOA BASE,
GPIOB BASE, GPIOC BASE, GPIOD BASE, GPIOE BASE }
/** Array initializer of GPIO peripheral base pointers */
#define GPIO BASE PTRS
                                                { GPIOA, GPIOB, GPIOC,
GPIOD, GPIOE }
/* -----
  -- GPIO - Register accessor macros
---- */
/*!
```

```
* @addtogroup GPIO Register Accessor Macros GPIO - Register accessor
macros
 * @ {
 */
/* GPIO - Register instance definitions */
/* GPIOA */
                                                 GPIO PDOR REG(GPIOA)
#define GPIOA PDOR
#define GPIOA PSOR
                                                 GPIO PSOR REG(GPIOA)
#define GPIOA PCOR
                                                 GPIO PCOR REG (GPIOA)
#define GPIOA PTOR
                                                 GPIO PTOR REG(GPIOA)
#define GPIOA PDIR
                                                 GPIO PDIR REG(GPIOA)
#define GPIOA PDDR
                                                 GPIO PDDR REG(GPIOA)
/* GPIOB */
#define GPIOB PDOR
                                                 GPIO PDOR REG(GPIOB)
#define GPIOB PSOR
                                                 GPIO PSOR REG(GPIOB)
#define GPIOB PCOR
                                                 GPIO PCOR REG(GPIOB)
#define GPIOB PTOR
                                                 GPIO PTOR REG(GPIOB)
#define GPIOB PDIR
                                                 GPIO PDIR REG(GPIOB)
#define GPIOB PDDR
                                                 GPIO PDDR REG(GPIOB)
/* GPIOC */
                                                 GPIO PDOR REG(GPIOC)
#define GPIOC PDOR
#define GPIOC PSOR
                                                 GPIO PSOR REG(GPIOC)
#define GPIOC PCOR
                                                 GPIO PCOR REG(GPIOC)
#define GPIOC PTOR
                                                 GPIO PTOR REG(GPIOC)
#define GPIOC PDIR
                                                 GPIO PDIR REG(GPIOC)
#define GPIOC PDDR
                                                 GPIO PDDR REG(GPIOC)
/* GPIOD */
#define GPIOD PDOR
                                                 GPIO PDOR REG(GPIOD)
#define GPIOD PSOR
                                                 GPIO PSOR REG(GPIOD)
#define GPIOD PCOR
                                                 GPIO PCOR REG(GPIOD)
#define GPIOD PTOR
                                                 GPIO PTOR REG(GPIOD)
#define GPIOD PDIR
                                                 GPIO PDIR REG(GPIOD)
                                                 GPIO PDDR REG(GPIOD)
#define GPIOD PDDR
/* GPIOE */
#define GPIOE PDOR
                                                 GPIO PDOR REG(GPIOE)
#define GPIOE PSOR
                                                 GPIO_PSOR_REG(GPIOE)
#define GPIOE PCOR
                                                 GPIO PCOR REG(GPIOE)
#define GPIOE PTOR
                                                GPIO PTOR REG(GPIOE)
#define GPIOE PDIR
                                                 GPIO PDIR REG(GPIOE)
#define GPIOE PDDR
                                                 GPIO PDDR REG(GPIOE)
/*!
 */ /* end of group GPIO Register Accessor Macros */
/*!
 * @ }
 ^{*}/ /* end of group GPIO Peripheral Access Layer ^{*}/
  -- I2C Peripheral Access Layer
  ______
---- */
/ * !
```

```
* @addtogroup I2C Peripheral Access Layer I2C Peripheral Access Layer
 * @ {
 */
/** I2C - Register Layout Typedef */
typedef struct {
 IO uint8 t A1;
                                                   /**< I2C Address
Register 1, offset: 0x0 */
  IO uint8 t F;
                                                   /**< I2C Frequency
Divider register, offset: 0x1 */
 IO uint8 t C1;
                                                   /**< I2C Control
Register 1, offset: 0x2 */
                                                   /**< I2C Status
  IO uint8 t S;
register, offset: 0x3 */
 IO uint8 t D;
                                                   /**< I2C Data I/O
register, offset: 0x4 */
  IO uint8 t C2;
                                                   /**< I2C Control
Register 2, offset: 0x5 */
                                                   /**< I2C Programmable
  IO uint8 t FLT;
Input Glitch Filter register, offset: 0x6 */
  IO uint8 t RA;
                                                   /**< I2C Range Address
register, offset: 0x7 */
                                                   /**< I2C SMBus Control
  IO uint8 t SMB;
and Status register, offset: 0x8 */
 IO uint8 t A2;
                                                  /**< I2C Address
Register 2, offset: 0x9 */
 IO uint8 t SLTH;
                                                  /**< I2C SCL Low
Timeout Register High, offset: 0xA */
 IO uint8 t SLTL;
                                                   /**< I2C SCL Low
Timeout Register Low, offset: 0xB */
} I2C Type, *I2C MemMapPtr;
/* -----
  -- I2C - Register accessor macros
  ______
---- */
/*!
* @addtogroup I2C Register Accessor Macros I2C - Register accessor
 * @ {
 * /
/* I2C - Register accessors */
#define I2C A1 REG(base)
                                                 ((base) ->A1)
#define I2C F REG(base)
                                                 ((base) ->F)
#define I2C C1 REG(base)
                                                 ((base) -> C1)
#define I2C S REG(base)
                                                 ((base) ->S)
#define I2C D REG(base)
                                                 ((base)->D)
#define I2C C2 REG(base)
                                                 ((base) -> C2)
#define I2C_C2_REG(base)
#define I2C_FLT_REG(base)
#define I2C_RA_REG(base)
#define I2C_SMB_REG(base)
#define I2C_A2_REG(base)
                                                 ((base)->FLT)
                                                 ((base) ->RA)
                                                 ((base)->SMB)
                                                 ((base) ->A2)
#define I2C SLTH REG(base)
                                                 ((base)->SLTH)
#define I2C SLTL REG(base)
                                                 ((base)->SLTL)
```

```
* @ }
*/ /* end of group I2C Register Accessor Macros */
_____
  -- I2C Register Masks
---- */
/*!
* @addtogroup I2C Register Masks I2C Register Masks
* @ {
*/
/* A1 Bit Fields */
#define I2C A1 AD MASK
                                                   0xFEu
#define I2C A1 AD SHIFT
                                                   1
#define I2C A1 AD WIDTH
#define I2C A1 AD(x)
(((uint8 t)(((uint8 t)(x))<<I2C A1 AD SHIFT))&I2C A1 AD MASK)
/* F Bit Fields */
#define I2C F ICR_MASK
                                                   0x3Fu
#define I2C F ICR SHIFT
                                                   0
#define I2C F ICR WIDTH
                                                   6
#define I2C F ICR(x)
(((uint8 t)(((uint8 t)(x))<<I2C F ICR SHIFT))&I2C F ICR MASK)
#define I2C F MULT MASK
                                                   0xC0u
#define I2C_F_MULT_SHIFT
                                                   6
#define I2C_F_MULT_WIDTH
#define I2C F MULT(x)
(((uint8 t)(((uint8 t)(x))<<I2C F MULT SHIFT))&I2C F MULT MASK)
/* C1 Bit Fields */
#define I2C C1 DMAEN MASK
                                                   0x1u
#define I2C C1 DMAEN SHIFT
                                                   \cap
#define I2C C1 DMAEN WIDTH
                                                   1
#define I2C_C1_DMAEN(x)
(((uint8_t)(((uint8_t)(x)) << I2C_C1_DMAEN_SHIFT)) & I2C_C1_DMAEN_MASK)
#define I2C C1 WUEN MASK
                                                   0x2u
#define I2C C1 WUEN SHIFT
                                                   1
#define I2C C1 WUEN WIDTH
#define I2C C1 WUEN(x)
(((uint8 t)(((uint8 t)(x)) << I2C C1 WUEN SHIFT)) & I2C C1 WUEN MASK)
#define I2C C1 RSTA MASK
                                                   0x4u
#define I2C_C1_RSTA_SHIFT
                                                   2
#define I2C_C1_RSTA_WIDTH
                                                   1
#define I2C C1 RSTA(x)
(((uint8 t)(((uint8 t)(x)) << I2C C1 RSTA SHIFT)) & I2C C1 RSTA MASK)
#define I2C C1 TXAK MASK
                                                   0x8u
#define I2C C1 TXAK SHIFT
                                                   3
#define I2C C1 TXAK WIDTH
#define I2C C1 TXAK(x)
(((uint8 t)(((uint8 t)(x)) << I2C C1 TXAK SHIFT)) & I2C C1 TXAK MASK)
#define I2C_C1_TX_MASK
                                                   0x10u
#define I2C_C1_TX_SHIFT
                                                   4
#define I2C C1 TX WIDTH
\#define I2C C1 TX(x)
(((uint8 t)(((uint8 t)(x))<<I2C C1 TX SHIFT))&I2C C1 TX MASK)
#define I2C C1 MST MASK
                                                   0x20u
#define I2C C1 MST SHIFT
                                                   5
```

```
#define I2C C1 MST WIDTH
                                                   1
#define I2C C1 MST(x)
(((uint8 t)(((uint8 t)(x))<<I2C C1 MST SHIFT))&I2C C1 MST MASK)
#define I2C_C1_IICIE_MASK
                                                   0x40u
#define I2C_C1_IICIE_SHIFT
                                                    6
                                                   1
#define I2C C1 IICIE WIDTH
#define I2C C1 IICIE(x)
(((uint8 t)(((uint8 t)(x)) << I2C C1 IICIE SHIFT)) & I2C C1 IICIE MASK)
#define I2C_C1_IICEN_MASK
                                                   0x80u
#define I2C C1 IICEN SHIFT
                                                    7
#define I2C_C1_IICEN_WIDTH
#define I2C_C1_IICEN(x)
                                                   1
(((uint8 t)(((uint8 t)(x))<<I2C C1 IICEN SHIFT))&I2C C1 IICEN MASK)
/* S Bit Fields */
#define I2C S RXAK MASK
                                                   0x1u
#define I2C S RXAK SHIFT
                                                   0
#define I2C S RXAK WIDTH
                                                   1
#define I2C S RXAK(x)
(((uint8 t)(((uint8 t)(x))<<I2C S RXAK SHIFT))&I2C S RXAK MASK)
#define I2C_S_IICIF MASK
#define I2C_S_IICIF_SHIFT
                                                   1
#define I2C S IICIF WIDTH
                                                    1
#define I2C S IICIF(x)
(((uint8 t)(((uint8 t)(x)) << I2C S IICIF SHIFT)) & I2C S IICIF MASK)
#define I2C S SRW MASK
                                                   0x4u
#define I2C S SRW SHIFT
                                                   2
#define I2C S SRW WIDTH
                                                   1
#define I2C S SRW(x)
(((uint8_t)(((uint8_t)(x)) << I2C S SRW SHIFT))&I2C S SRW MASK)
#define I2C S RAM MASK
                                                    0x8u
                                                   3
#define I2C S RAM SHIFT
#define I2C S RAM WIDTH
                                                    1
\#define I2C S RAM(x)
(((uint8 t)(((uint8 t)(x)) \le I2C S RAM SHIFT))\&I2C S RAM MASK)
#define I2C S ARBL MASK
                                                   0x10u
#define I2C S ARBL_SHIFT
                                                    4
#define I2C_S_ARBL_WIDTH
                                                    1
#define I2C_S_ARBL(x)
(((uint8 t)(((uint8 t)(x))<<12C S ARBL SHIFT))&12C S ARBL MASK)
                                                   0x20u
#define I2C S BUSY MASK
#define I2C S BUSY SHIFT
                                                    5
#define I2C S BUSY WIDTH
                                                   1
#define I2C S BUSY(x)
(((uint8 t)(((uint8 t)(x))<<I2C S BUSY SHIFT))&I2C S BUSY MASK)
#define I2C_S_IAAS_MASK
                                                   0x40u
#define I2C_S_IAAS_SHIFT
                                                    6
#define I2C_S_IAAS_WIDTH
                                                    1
#define I2C S_IAAS(x)
(((uint8 t)(((uint8 t)(x))<<I2C S IAAS SHIFT))&I2C S IAAS MASK)
#define I2C S TCF MASK
                                                   0x80u
#define I2C S TCF SHIFT
                                                   7
#define I2C S TCF WIDTH
                                                   1
#define I2C S TCF(x)
(((uint8 t)(((uint8 t)(x)) << I2C S TCF SHIFT)) & I2C S TCF MASK)
/* D Bit Fields */
#define I2C D DATA MASK
                                                   0xFFu
                                                   0
#define I2C D DATA SHIFT
#define I2C D DATA WIDTH
                                                    8
#define I2C D DATA(x)
(((uint8 t)(((uint8 t)(x))<<I2C D DATA SHIFT))&I2C D DATA MASK)
```

```
/* C2 Bit Fields */
#define I2C C2 AD MASK
                                                   0x7u
#define I2C_C2_AD_SHIFT
                                                   0
#define I2C_C2_AD_WIDTH
                                                   3
#define I2C_C2_AD(x)
(((uint8 t)(((uint8 t)(x))<<I2C C2 AD SHIFT))&I2C C2 AD MASK)
#define I2C C2 RMEN MASK
#define I2C C2 RMEN SHIFT
                                                   3
#define I2C C2 RMEN WIDTH
                                                   1
#define I2C C2 RMEN(x)
(((uint8 t) (((uint8 t)(x)) << I2C C2 RMEN SHIFT)) & I2C C2 RMEN MASK)
#define I2C_C2_SBRC_MASK
                                                   0x10u
#define I2C C2 SBRC SHIFT
                                                   4
                                                   1
#define I2C C2 SBRC WIDTH
#define I2C C2 SBRC(x)
(((uint8 t)(((uint8 t)(x))<<I2C C2 SBRC SHIFT))&I2C C2 SBRC MASK)
#define I2C C2 HDRS MASK
                                                   0x20u
#define I2C C2 HDRS SHIFT
                                                   5
#define I2C C2 HDRS WIDTH
                                                   1
#define I2C C2 HDRS(x)
(((uint8 t)(((uint8 t)(x))<<I2C C2 HDRS SHIFT))&I2C C2 HDRS MASK)
#define I2C C2 ADEXT MASK
                                                   0x40u
#define I2C C2 ADEXT SHIFT
                                                   6
                                                   1
#define I2C C2 ADEXT WIDTH
#define I2C C2 ADEXT(x)
(((uint8 t) (((uint8 t) (x)) << I2C C2 ADEXT SHIFT)) & I2C C2 ADEXT MASK)
#define I2C C2 GCAEN MASK
                                                   0x80u
#define I2C C2 GCAEN_SHIFT
                                                   7
#define I2C C2 GCAEN WIDTH
                                                   1
#define I2C C2 GCAEN(x)
(((uint8 t) (((uint8 t)(x)) << 12C C2 GCAEN SHIFT)) & 12C C2 GCAEN MASK)
/* FLT Bit Fields */
#define I2C FLT FLT MASK
                                                   0x1Fu
#define I2C FLT FLT SHIFT
                                                   0
#define I2C FLT FLT WIDTH
                                                   5
#define I2C FLT FLT(x)
(((uint8 t)(((uint8 t)(x)) << I2C_FLT_FLT_SHIFT)) & I2C_FLT_FLT_MASK)
#define I2C_FLT_STOPIE_MASK
                                                   0x20u
#define I2C FLT_STOPIE_SHIFT
                                                   5
#define I2C FLT STOPIE WIDTH
                                                   1
#define I2C FLT STOPIE(x)
(((uint8 t)(((uint8 t)(x)) << I2C FLT STOPIE SHIFT)) & I2C FLT STOPIE MASK)
#define I2C FLT STOPF MASK
                                                   0x40u
#define I2C FLT STOPF SHIFT
                                                   6
#define I2C_FLT_STOPF_WIDTH
                                                   1
#define I2C_FLT_STOPF(x)
(((uint8 t)(((uint8 t)(x))<<I2C FLT STOPF SHIFT))&I2C FLT STOPF MASK)
#define I2C FLT SHEN MASK
                                                   0x80u
#define I2C FLT SHEN SHIFT
                                                   7
#define I2C FLT SHEN WIDTH
                                                   1
#define I2C FLT SHEN(x)
(((uint8 t) (((uint8 t)(x)) << I2C FLT SHEN SHIFT)) & I2C FLT SHEN MASK)
/* RA Bit Fields */
#define I2C RA RAD MASK
                                                   0xFEu
#define I2C_RA_RAD_SHIFT
                                                   1
#define I2C RA RAD WIDTH
\#define I2C RA RAD(x)
(((uint8 t)(((uint8 t)(x))<<I2C RA RAD SHIFT))&I2C RA RAD MASK)
/* SMB Bit Fields */
#define I2C SMB SHTF2IE MASK
                                                   0x1u
```

```
#define I2C SMB SHTF2IE SHIFT
                                                   0
#define I2C SMB SHTF2IE WIDTH
#define I2C_SMB_SHTF2IE(x)
(((uint8_t)(((uint8_t)(x))<<I2C_SMB_SHTF2IE_SHIFT))&I2C_SMB_SHTF2IE_MASK)
#define I2C SMB SHTF2 MASK
                                                   0x2u
#define I2C SMB SHTF2 SHIFT
                                                   1
#define I2C SMB SHTF2 WIDTH
                                                   1
#define I2C SMB SHTF2(x)
(((uint8_t)(((uint8_t)(x)) \le I2C SMB SHTF2 SHIFT)) \& I2C SMB SHTF2 MASK)
#define I2C SMB SHTF1 MASK
                                                   0x4u
#define I2C SMB SHTF1 SHIFT
                                                   2
#define I2C_SMB_SHTF1_WIDTH
                                                   1
#define I2C SMB SHTF1(x)
(((uint8 t)(((uint8 t)(x)) << I2C SMB SHTF1 SHIFT)) & I2C SMB SHTF1 MASK)
#define I2C SMB SLTF MASK
                                                   0x8u
#define I2C SMB SLTF SHIFT
                                                   3
#define I2C SMB SLTF WIDTH
#define I2C SMB SLTF(x)
(((uint8 t)(((uint8 t)(x)) \le I2C SMB SLTF SHIFT)) \& I2C SMB SLTF MASK)
#define I2C SMB TCKSEL MASK
                                                   0x10u
#define I2C_SMB_TCKSEL_SHIFT
#define I2C SMB TCKSEL WIDTH
                                                   1
#define I2C SMB TCKSEL(x)
(((uint8 t)(((uint8 t)(x)) << I2C SMB TCKSEL SHIFT)) & I2C SMB TCKSEL MASK)
#define I2C SMB SIICAEN MASK
                                                   0x20u
#define I2C SMB SIICAEN SHIFT
#define I2C SMB SIICAEN WIDTH
                                                   1
#define I2C SMB SIICAEN(x)
(((uint8 t)(((uint8 t)(x))<<I2C SMB SIICAEN SHIFT))&I2C SMB SIICAEN MASK)
#define I2C SMB ALERTEN MASK
                                                   0x40u
#define I2C SMB ALERTEN SHIFT
                                                   6
#define I2C SMB ALERTEN WIDTH
#define I2C SMB ALERTEN(x)
(((uint8 t)(((uint8 t)(x))<<I2C SMB ALERTEN SHIFT))&I2C SMB ALERTEN MASK)
#define I2C SMB FACK MASK
                                                   0x80u
#define I2C SMB FACK SHIFT
                                                   7
#define I2C_SMB_FACK_WIDTH
                                                   1
#define I2C_SMB_FACK(x)
(((uint8 t)(((uint8 t)(x)) << I2C SMB FACK SHIFT)) & I2C SMB FACK MASK)
/* A2 Bit Fields */
#define I2C A2 SAD MASK
                                                   0xFEu
#define I2C A2 SAD SHIFT
                                                   1
#define I2C A2 SAD WIDTH
#define I2C A2 SAD(x)
(((uint8_t) (((uint8_t) (x)) << I2C A2 SAD SHIFT)) & I2C A2 SAD MASK)
/* SLTH Bit Fields */
#define I2C SLTH SSLT MASK
                                                   0xFFu
                                                   0
#define I2C SLTH SSLT SHIFT
#define I2C SLTH SSLT WIDTH
#define I2C SLTH SSLT(x)
(((uint8 t)(((uint8 t)(x))<<I2C SLTH SSLT SHIFT))&I2C SLTH SSLT MASK)
/* SLTL Bit Fields */
#define I2C_SLTL_SSLT_MASK
                                                   0xFFu
#define I2C_SLTL_SSLT_SHIFT
#define I2C_SLTL_SSLT_WIDTH
                                                   8
#define I2C SLTL SSLT(x)
(((uint8 t)(((uint8 t)(x)) << I2C SLTL SSLT SHIFT)) & I2C SLTL SSLT MASK)
/*!
* @ }
```

```
*/ /* end of group I2C Register Masks */
/* I2C - Peripheral instance base addresses */
/** Peripheral I2C0 base address */
#define I2C0 BASE
                                                 (0x40066000u)
/** Peripheral I2CO base pointer */
#define I2C0
                                                 ((I2C Type *)I2C0 BASE)
#define I2C0 BASE PTR
                                                 (I2CO)
/** Peripheral I2C1 base address */
#define I2C1 BASE
                                                 (0x40067000u)
/** Peripheral I2C1 base pointer */
#define I2C1
                                                 ((I2C Type *)I2C1 BASE)
#define I2C1 BASE PTR
                                                 (I2C1)
/** Array initializer of I2C peripheral base addresses */
#define I2C BASE ADDRS
                                                { I2C0 BASE, I2C1 BASE }
/** Array initializer of I2C peripheral base pointers */
#define I2C BASE PTRS
                                                { I2C0, I2C1 }
/* -----
  -- I2C - Register accessor macros
---- */
/*!
* @addtogroup I2C Register_Accessor_Macros I2C - Register accessor
macros
* @ {
 */
/* I2C - Register instance definitions */
/* I2C0 */
#define I2C0 A1
                                                I2C A1 REG(I2C0)
                                                12C F REG(12C0)
#define I2C0 F
#define I2C0 C1
                                                I2C_C1_REG(I2C0)
#define I2C0_S
                                                I2C_S_REG(I2C0)
                                                I2C D REG(I2C0)
#define I2C0 D
#define I2C0 C2
                                                I2C C2 REG(I2C0)
                                                I2C FLT REG(I2C0)
#define I2C0 FLT
#define I2C0 RA
                                                I2C RA REG(I2C0)
                                                12C SMB REG(12C0)
#define I2C0 SMB
#define I2C0 A2
                                                I2C A2 REG(I2C0)
                                                I2C SLTH_REG(I2CO)
#define I2C0 SLTH
#define I2C0_SLTL
                                                I2C_SLTL_REG(I2C0)
/* I2C1 */
#define I2C1 A1
                                                I2C A1 REG(I2C1)
#define I2C1 F
                                                12C F REG(I2C1)
#define I2C1 C1
                                                I2C C1 REG(I2C1)
#define I2C1 S
                                                I2C S REG(I2C1)
                                                I2C D REG(I2C1)
#define I2C1 D
                                                12C_C2 REG(I2C1)
#define I2C1 C2
                                                I2C_FLT_REG(I2C1)
#define I2C1 FLT
#define I2C1 RA
                                                I2C_RA_REG(I2C1)
#define I2C1 SMB
                                                I2C SMB REG(I2C1)
#define I2C1 A2
                                                I2C A2 REG(I2C1)
#define I2C1 SLTH
                                                I2C SLTH REG(I2C1)
#define I2C1 SLTL
                                                I2C SLTL REG(I2C1)
```

```
/*!
* @}
*/ /* end of group I2C Register Accessor Macros */
/*!
* @ }
*/ /* end of group I2C Peripheral Access Layer */
/* -----
_____
  -- LLWU Peripheral Access Layer
  ______
---- */
/*!
* @addtogroup LLWU Peripheral Access Layer LLWU Peripheral Access Layer
* @ {
*/
/** LLWU - Register Layout Typedef */
typedef struct {
 IO uint8 t PE1;
                                          /**< LLWU Pin Enable 1
register, offset: 0x0 */
                                          /**< LLWU Pin Enable 2
 IO uint8 t PE2;
register, offset: 0x1 */
 IO uint8 t PE3;
                                          /**< LLWU Pin Enable 3
register, offset: 0x2 */
                                          /**< LLWU Pin Enable 4
 IO uint8 t PE4;
register, offset: 0x3 */
  IO uint8 t ME;
                                          /**< LLWU Module
Enable register, offset: 0x4 */
 IO uint8 t F1;
                                          /**< LLWU Flag 1
register, offset: 0x5 */
 IO uint8 t F2;
                                          /**< LLWU Flag 2
register, offset: 0x6 */
 __I uint8_t F3;
                                          /**< LLWU Flag 3
register, offset: 0x7 */
 IO uint8 t FILT1;
                                          /**< LLWU Pin Filter 1
register, offset: 0x8 */
 IO uint8 t FILT2;
                                          /**< LLWU Pin Filter 2
register, offset: 0x9 */
} LLWU Type, *LLWU MemMapPtr;
/* -----
  -- LLWU - Register accessor macros
  ______
---- */
/*!
* @addtogroup LLWU Register Accessor Macros LLWU - Register accessor
macros
* @ {
*/
/* LLWU - Register accessors */
#define LLWU PE1 REG(base)
                                         ((base) ->PE1)
```

```
#define LLWU PE2 REG(base)
                                               ((base) ->PE2)
#define LLWU PE3 REG(base)
                                               ((base)->PE3)
#define LLWU PE4 REG(base)
                                               ((base)->PE4)
#define LLWU ME REG(base)
                                               ((base) ->ME)
#define LLWU F1 REG(base)
                                               ((base)->F1)
#define LLWU F2 REG(base)
                                               ((base) ->F2)
#define LLWU F3 REG(base)
                                               ((base)->F3)
#define LLWU FILT1 REG(base)
                                               ((base)->FILT1)
#define LLWU FILT2 REG(base)
                                               ((base)->FILT2)
/ * !
* @ }
*/ /* end of group LLWU Register Accessor Macros */
/* -----
  -- LLWU Register Masks
  ______
---- */
/*!
* @addtogroup LLWU Register Masks LLWU Register Masks
*/
/* PE1 Bit Fields */
#define LLWU PE1 WUPE0 MASK
                                               0x3u
#define LLWU PE1 WUPE0 SHIFT
#define LLWU PE1 WUPE0 WIDTH
#define LLWU PE1 WUPE0(x)
(((uint8 t)(((uint8 t)(x))<<LLWU PE1 WUPE0 SHIFT))&LLWU PE1 WUPE0 MASK)
#define LLWU PE1 WUPE1 MASK
                                              0xCu
#define LLWU PE1 WUPE1 SHIFT
                                               2
#define LLWU PE1 WUPE1 WIDTH
#define LLWU PE1 WUPE1(x)
(((uint8 t)(((uint8 t)(x))<<LLWU PE1 WUPE1 SHIFT))&LLWU PE1 WUPE1 MASK)
#define LLWU_PE1_WUPE2_MASK
                                              0x30u
#define LLWU_PE1_WUPE2_SHIFT
#define LLWU PE1 WUPE2 WIDTH
#define LLWU PE1 WUPE2(x)
(((uint8 t)(((uint8 t)(x)) << LLWU PE1 WUPE2 SHIFT)) &LLWU PE1 WUPE2 MASK)
#define LLWU PE1 WUPE3 MASK
                                              0 \times C011
#define LLWU PE1 WUPE3 SHIFT
                                               6
#define LLWU_PE1_WUPE3_WIDTH
#define LLWU_PE1_WUPE3(x)
(((uint8 t)(((uint8 t)(x)) << LLWU PE1 WUPE3 SHIFT)) &LLWU PE1 WUPE3 MASK)
/* PE2 Bit Fields */
#define LLWU PE2 WUPE4 MASK
                                               0x3u
#define LLWU PE2 WUPE4 SHIFT
                                               0
#define LLWU PE2 WUPE4 WIDTH
#define LLWU PE2 WUPE4(x)
(((uint8 t)(((uint8 t)(x))<<LLWU PE2 WUPE4 SHIFT))&LLWU PE2 WUPE4 MASK)
#define LLWU_PE2_WUPE5_MASK
                                              0xCu
#define LLWU PE2 WUPE5 SHIFT
#define LLWU PE2 WUPE5 WIDTH
#define LLWU PE2 WUPE5(x)
(((uint8 t)(((uint8 t)(x)) << LLWU PE2 WUPE5 SHIFT)) &LLWU PE2 WUPE5 MASK)
#define LLWU PE2 WUPE6 MASK
                                              0x30u
#define LLWU PE2 WUPE6 SHIFT
```

```
#define LLWU PE2 WUPE6 WIDTH
#define LLWU PE2 WUPE6(x)
(((uint8 t)(((uint8 t)(x))<<LLWU PE2 WUPE6 SHIFT))&LLWU PE2 WUPE6 MASK)
#define LLWU PE2 WUPE7 MASK
                                                  0xC0u
#define LLWU PE2 WUPE7 SHIFT
                                                  6
#define LLWU PE2 WUPE7 WIDTH
                                                  2
#define LLWU PE2 WUPE7(x)
(((uint8 t)(((uint8 t)(x))<<LLWU PE2 WUPE7 SHIFT))&LLWU PE2 WUPE7 MASK)
/* PE3 Bit Fields */
#define LLWU PE3 WUPE8 MASK
                                                  0x3u
#define LLWU PE3 WUPE8 SHIFT
                                                  \cap
#define LLWU_PE3_WUPE8_WIDTH
                                                  2
#define LLWU PE3 WUPE8(x)
(((uint8 t)(((uint8 t)(x))<<LLWU PE3 WUPE8 SHIFT))&LLWU PE3 WUPE8 MASK)
#define LLWU PE3 WUPE9 MASK
                                                  0xCu
#define LLWU PE3 WUPE9 SHIFT
                                                  2
#define LLWU PE3 WUPE9 WIDTH
#define LLWU PE3 WUPE9(x)
(((uint8 t)(((uint8 t)(x))<<LLWU PE3 WUPE9 SHIFT))&LLWU PE3 WUPE9 MASK)
#define LLWU_PE3 WUPE10 MASK
                                                 0x30u
#define LLWU PE3 WUPE10 SHIFT
#define LLWU PE3 WUPE10 WIDTH
                                                  2
#define LLWU PE3_WUPE10(x)
(((uint8 t)(((uint8 t)(x))<<LLWU PE3 WUPE10 SHIFT))&LLWU PE3 WUPE10 MASK)
#define LLWU PE3 WUPE11 MASK
                                                  0xC0u
#define LLWU PE3 WUPE11 SHIFT
                                                  6
#define LLWU PE3 WUPE11 WIDTH
                                                  2
#define LLWU PE3 WUPE11(x)
(((uint8 t)(((uint8 t)(x))<<LLWU PE3 WUPE11 SHIFT))&LLWU PE3 WUPE11 MASK)
/* PE4 Bit Fields */
#define LLWU PE4 WUPE12 MASK
                                                  0x3u
#define LLWU PE4 WUPE12 SHIFT
                                                  0
#define LLWU PE4 WUPE12 WIDTH
                                                  2
#define LLWU PE4 WUPE12(x)
(((uint8 t)(((uint8 t)(x))<<LLWU PE4 WUPE12 SHIFT))&LLWU PE4 WUPE12 MASK)
#define LLWU PE4 WUPE13 MASK
                                                  0xCu
#define LLWU_PE4_WUPE13_SHIFT
#define LLWU_PE4_WUPE13_WIDTH
#define LLWU PE4 WUPE13(x)
(((uint8 t)(((uint8 t)(x)) << LLWU PE4 WUPE13 SHIFT)) & LLWU PE4 WUPE13 MASK)
#define LLWU PE4 WUPE14 MASK
                                                  0x30u
#define LLWU PE4 WUPE14 SHIFT
#define LLWU PE4 WUPE14 WIDTH
                                                  2
#define LLWU PE4 WUPE14(x)
(((uint8 t)(((uint8 t)(x))<<LLWU PE4 WUPE14 SHIFT))&LLWU PE4 WUPE14 MASK)
#define LLWU_PE4_WUPE15_MASK
                                                  0xC0u
#define LLWU PE4 WUPE15 SHIFT
                                                  6
                                                  2
#define LLWU PE4 WUPE15 WIDTH
#define LLWU PE4 WUPE15(x)
(((uint8 t)(((uint8 t)(x)) << LLWU PE4 WUPE15 SHIFT)) &LLWU PE4 WUPE15 MASK)
/* ME Bit Fields */
#define LLWU ME WUME0 MASK
                                                  0x1u
#define LLWU ME WUMEO SHIFT
                                                  0
#define LLWU_ME_WUME0_WIDTH
                                                  1
#define LLWU ME WUME0(x)
(((uint8 t)(((uint8 t)(x))<<LLWU ME WUME0 SHIFT))&LLWU ME WUME0 MASK)
#define LLWU ME WUME1 MASK
                                                  0x2u
#define LLWU ME WUME1 SHIFT
                                                  1
#define LLWU ME WUME1 WIDTH
                                                  1
```

```
#define LLWU ME WUME1(x)
(((uint8 t)(((uint8 t)(x))<<LLWU ME WUME1 SHIFT))&LLWU ME WUME1 MASK)
#define LLWU ME WUME2 MASK
                                                   0x4u
#define LLWU_ME_WUME2_SHIFT
#define LLWU ME WUME2 WIDTH
                                                   1
#define LLWU ME WUME2(x)
(((uint8 t)(((uint8 t)(x))<<LLWU ME WUME2 SHIFT))&LLWU ME WUME2 MASK)
#define LLWU ME WUME3 MASK
                                                   0x8u
#define LLWU ME WUME3 SHIFT
                                                   3
#define LLWU ME WUME3 WIDTH
                                                   1
#define LLWU ME WUME3(x)
(((uint8 t)(((uint8 t)(x))<<LLWU ME WUME3 SHIFT))&LLWU ME WUME3 MASK)
#define LLWU ME WUME4 MASK
                                                   0x10u
#define LLWU ME WUME4 SHIFT
                                                   4
#define LLWU ME WUME4 WIDTH
#define LLWU ME WUME4(x)
(((uint8_t)(((uint8_t)(x)) << LLWU_ME_WUME4_SHIFT)) & LLWU_ME_WUME4_MASK)
#define LLWU ME WUME5 MASK
                                                   0x20u
#define LLWU ME WUME5 SHIFT
                                                   5
#define LLWU ME WUME5 WIDTH
                                                   1
#define LLWU ME WUME5(x)
(((uint8 t)(((uint8 t)(x))<<LLWU ME WUME5 SHIFT))&LLWU ME WUME5 MASK)
#define LLWU ME WUME6 MASK
                                                   0x40u
#define LLWU ME WUME6 SHIFT
                                                   6
#define LLWU ME WUME6 WIDTH
                                                   1
#define LLWU ME WUME6(x)
(((uint8 t)(((uint8 t)(x))<<LLWU ME WUME6 SHIFT))&LLWU ME WUME6 MASK)
#define LLWU ME WUME7 MASK
                                                   0x80u
#define LLWU ME WUME7 SHIFT
                                                   7
#define LLWU ME WUME7 WIDTH
#define LLWU ME WUME7(x)
(((uint8 t)(((uint8 t)(x))<<LLWU ME WUME7 SHIFT))&LLWU ME WUME7 MASK)
/* F1 Bit Fields */
#define LLWU F1 WUF0 MASK
                                                   0x1u
#define LLWU F1 WUF0 SHIFT
                                                   \cap
#define LLWU F1 WUF0 WIDTH
                                                   1
#define LLWU F1 WUF0(x)
(((uint8 t)(((uint8 t)(x))<<LLWU F1 WUF0 SHIFT))&LLWU F1 WUF0 MASK)
#define LLWU F1 WUF1 MASK
                                                   0x2u
#define LLWU F1 WUF1 SHIFT
                                                   1
#define LLWU F1 WUF1 WIDTH
                                                   1
#define LLWU F1 WUF1(x)
(((uint8 t)(((uint8 t)(x)) << LLWU F1 WUF1 SHIFT)) &LLWU F1 WUF1 MASK)
#define LLWU F1 WUF\overline{2} MASK
                                                   0x4u
#define LLWU_F1_WUF2_SHIFT
                                                   2
#define LLWU_F1_WUF2_WIDTH
                                                   1
#define LLWU F1 WUF2(x)
(((uint8 t)(((uint8 t)(x)) << LLWU F1 WUF2 SHIFT)) &LLWU F1 WUF2 MASK)
#define LLWU F1 WUF3 MASK
                                                   0x8u
#define LLWU F1 WUF3 SHIFT
                                                   3
#define LLWU F1 WUF3 WIDTH
#define LLWU F1 WUF3(x)
(((uint8 t)(((uint8 t)(x)) << LLWU F1 WUF3 SHIFT)) &LLWU F1 WUF3 MASK)
#define LLWU_F1_WUF4_MASK
                                                   0x10u
#define LLWU F1 WUF4 SHIFT
                                                   4
#define LLWU F1 WUF4 WIDTH
                                                   1
#define LLWU F1 WUF4(x)
(((uint8 t)(((uint8 t)(x)) << LLWU F1 WUF4 SHIFT)) &LLWU F1 WUF4 MASK)
#define LLWU F1 WUF5 MASK
                                                   0x20u
#define LLWU F1 WUF5 SHIFT
                                                   5
```

```
#define LLWU F1 WUF5 WIDTH
                                                  1
#define LLWU F1 WUF5(x)
(((uint8 t)(((uint8 t)(x))<<LLWU F1 WUF5 SHIFT))&LLWU F1 WUF5 MASK)
#define LLWU F1 WUF6 MASK
                                                  0x40u
#define LLWU F1 WUF6 SHIFT
                                                  6
#define LLWU_F1_WUF6 WIDTH
                                                  1
#define LLWU F1 WUF6(x)
(((uint8 t)(((uint8 t)(x))<<LLWU F1 WUF6 SHIFT))&LLWU F1 WUF6 MASK)
#define LLWU F1 WUF7 MASK
                                                  0x8011
#define LLWU F1 WUF7 SHIFT
                                                  7
#define LLWU F1 WUF7 WIDTH
                                                  1
#define LLWU F1 WUF7(x)
(((uint8 t)(((uint8 t)(x))<<LLWU F1 WUF7 SHIFT))&LLWU F1 WUF7 MASK)
/* F2 Bit Fields */
#define LLWU F2 WUF8 MASK
                                                  0x1u
#define LLWU F2 WUF8 SHIFT
                                                  0
#define LLWU F2 WUF8 WIDTH
                                                  1
#define LLWU F2 WUF8(x)
(((uint8 t)(((uint8 t)(x)) << LLWU F2 WUF8 SHIFT)) &LLWU F2 WUF8 MASK)
#define LLWU F2 WUF9 MASK
                                                  0x2u
#define LLWU F2 WUF9 SHIFT
                                                  1
                                                  1
#define LLWU F2 WUF9 WIDTH
#define LLWU F2 WUF9(x)
(((uint8 t)(((uint8 t)(x))<<LLWU F2 WUF9 SHIFT))&LLWU F2 WUF9 MASK)
#define LLWU F2 WUF10 MASK
                                                  0x4u
#define LLWU F2 WUF10 SHIFT
                                                  2
#define LLWU F2 WUF10 WIDTH
                                                  1
#define LLWU F2 WUF10(x)
(((uint8 t)(((uint8 t)(x))<<LLWU F2 WUF10 SHIFT))&LLWU F2 WUF10 MASK)
#define LLWU F2 WUF11 MASK
                                                  0x8u
                                                  3
#define LLWU F2 WUF11 SHIFT
#define LLWU F2 WUF11 WIDTH
#define LLWU F2 WUF11(x)
(((uint8 t)(((uint8 t)(x))<<LLWU F2 WUF11 SHIFT))&LLWU F2 WUF11 MASK)
#define LLWU F2 WUF12 MASK
                                                  0x10u
#define LLWU F2 WUF12 SHIFT
                                                  4
#define LLWU_F2_WUF12_WIDTH
                                                  1
#define LLWU_F2_WUF12(x)
(((uint8 t)(((uint8 t)(x))<<LLWU F2 WUF12 SHIFT))&LLWU F2 WUF12 MASK)
#define LLWU F2 WUF13 MASK
                                                  0x20u
#define LLWU F2 WUF13 SHIFT
                                                  5
#define LLWU F2 WUF13 WIDTH
                                                  1
#define LLWU F2 WUF13(x)
(((uint8 t)(((uint8 t)(x))<<LLWU F2 WUF13 SHIFT))&LLWU F2 WUF13 MASK)
#define LLWU F2 WUF14 MASK
                                                  0x40u
#define LLWU_F2_WUF14_SHIFT
                                                  6
#define LLWU F2 WUF14 WIDTH
#define LLWU F2 WUF14(x)
(((uint8 t)(((uint8 t)(x))<<LLWU F2 WUF14 SHIFT))&LLWU F2 WUF14 MASK)
#define LLWU F2 WUF15 MASK
                                                  0x80u
#define LLWU F2 WUF15 SHIFT
                                                  7
#define LLWU F2 WUF15 WIDTH
                                                  1
#define LLWU F2 WUF15(x)
(((uint8 t)(((uint8 t)(x))<<LLWU F2 WUF15 SHIFT))&LLWU F2 WUF15 MASK)
/* F3 Bit Fields */
#define LLWU F3 MWUF0 MASK
                                                  0x1u
#define LLWU F3 MWUF0 SHIFT
                                                  0
#define LLWU F3 MWUF0 WIDTH
                                                  1
#define LLWU F3 MWUF0(x)
(((uint8 t)(((uint8 t)(x))<<LLWU F3 MWUF0 SHIFT))&LLWU F3 MWUF0 MASK)
```

```
#define LLWU F3 MWUF1 MASK
                                                   0x2u
#define LLWU F3 MWUF1 SHIFT
                                                   1
#define LLWU F3 MWUF1 WIDTH
                                                   1
#define LLWU F3 MWUF1(x)
(((uint8 t)(((uint8 t)(x)) \le LLWU F3 MWUF1 SHIFT)) \& LLWU F3 MWUF1 MASK)
#define LLWU F3 MWUF2 MASK
                                                   0 \times 411
#define LLWU F3 MWUF2 SHIFT
                                                   2
#define LLWU F3 MWUF2 WIDTH
                                                   1
#define LLWU F3 MWUF2(x)
(((uint8 t)(((uint8 t)(x))<<LLWU F3 MWUF2 SHIFT))&LLWU_F3_MWUF2_MASK)
#define LLWU F3 MWUF3 MASK
                                                   0 \times 811
#define LLWU F3 MWUF3 SHIFT
                                                   3
#define LLWU F3 MWUF3 WIDTH
#define LLWU F3 MWUF3(x)
(((uint8 t)(((uint8 t)(x)) << LLWU F3 MWUF3 SHIFT)) & LLWU F3 MWUF3 MASK)
#define LLWU F3 MWUF4 MASK
                                                   0x10u
#define LLWU F3 MWUF4 SHIFT
                                                   4
#define LLWU F3 MWUF4 WIDTH
                                                   1
#define LLWU F3 MWUF4(x)
(((uint8 t)(((uint8 t)(x)) << LLWU F3 MWUF4 SHIFT)) & LLWU F3 MWUF4 MASK)
#define LLWU F3 MWUF5 MASK
                                                   0x20u
#define LLWU F3 MWUF5 SHIFT
                                                   5
#define LLWU F3 MWUF5 WIDTH
                                                   1
#define LLWU F3 MWUF5(x)
(((uint8 t)(((uint8 t)(x))<<LLWU F3 MWUF5 SHIFT))&LLWU F3 MWUF5 MASK)
#define LLWU F3 MWUF6 MASK
                                                   0x40u
#define LLWU F3 MWUF6 SHIFT
                                                   6
#define LLWU F3 MWUF6 WIDTH
                                                   1
#define LLWU F3 MWUF6(x)
(((uint8 t)(((uint8 t)(x))<<LLWU F3 MWUF6 SHIFT))&LLWU F3 MWUF6 MASK)
#define LLWU F3 MWUF7 MASK
                                                   0x80u
#define LLWU F3 MWUF7 SHIFT
                                                   7
#define LLWU F3 MWUF7 WIDTH
                                                   1
#define LLWU_F3 MWUF7(x)
(((uint8 t)(((uint8 t)(x))<<LLWU F3 MWUF7 SHIFT))&LLWU F3 MWUF7 MASK)
/* FILT1 Bit Fields */
#define LLWU_FILT1_FILTSEL_MASK
                                                   0xFu
#define LLWU_FILT1_FILTSEL_SHIFT
                                                   0
                                                   4
#define LLWU_FILT1_FILTSEL_WIDTH
#define LLWU FILT1 FILTSEL(x)
(((uint8 t)(((uint8 t)(x)) << LLWU FILT1 FILTSEL SHIFT)) &LLWU FILT1 FILTSEL
MASK)
#define LLWU FILT1 FILTE MASK
                                                   0x60u
#define LLWU FILT1 FILTE SHIFT
                                                   5
#define LLWU FILT1 FILTE WIDTH
                                                   2
#define LLWU_FILT1_FILTE(x)
(((uint8 t)(((uint8 t)(x)) << LLWU FILT1 FILTE SHIFT)) &LLWU FILT1 FILTE MAS
K)
#define LLWU FILT1 FILTF MASK
                                                   0x80u
#define LLWU FILT1 FILTF SHIFT
                                                   7
#define LLWU FILT1 FILTF WIDTH
#define LLWU FILT1 FILTF(x)
(((uint8 t)(((uint8 t)(x))<<LLWU FILT1 FILTF SHIFT)) &LLWU FILT1 FILTF MAS
/* FILT2 Bit Fields */
#define LLWU FILT2 FILTSEL MASK
                                                   OxFii
#define LLWU FILT2 FILTSEL SHIFT
                                                   \cap
#define LLWU FILT2 FILTSEL WIDTH
```

```
#define LLWU FILT2 FILTSEL(x)
(((uint8 t)(((uint8 t)(x))<<LLWU FILT2 FILTSEL SHIFT))&LLWU FILT2 FILTSEL
MASK)
#define LLWU FILT2 FILTE MASK
                                              0x60u
#define LLWU FILT2 FILTE SHIFT
#define LLWU FILT2 FILTE WIDTH
#define LLWU FILT2 FILTE(x)
(((uint8 t)(((uint8 t)(x)) << LLWU FILT2 FILTE SHIFT)) &LLWU FILT2 FILTE MAS
#define LLWU FILT2 FILTF MASK
                                              0x80u
#define LLWU FILT2 FILTF SHIFT
                                              7
#define LLWU_FILT2_FILTF_WIDTH
                                              1
#define LLWU FILT2_FILTF(x)
(((uint8 t)(((uint8 t)(x)) << LLWU FILT2 FILTF SHIFT)) &LLWU FILT2 FILTF MAS
K)
/*!
* @ }
*/ /* end of group LLWU Register Masks */
/* LLWU - Peripheral instance base addresses */
/** Peripheral LLWU base address */
#define LLWU BASE
                                              (0x4007C000u)
/** Peripheral LLWU base pointer */
#define LLWU
                                              ((LLWU Type *)LLWU BASE)
#define LLWU BASE PTR
                                              (LLWU)
/** Array initializer of LLWU peripheral base addresses */
#define LLWU BASE ADDRS
                                              { LLWU BASE }
/** Array initializer of LLWU peripheral base pointers */
#define LLWU BASE PTRS
                                              { LLWU }
/* -----
  -- LLWU - Register accessor macros
  ______
---- */
/*!
* @addtogroup LLWU Register Accessor Macros LLWU - Register accessor
macros
* @ {
* /
/* LLWU - Register instance definitions */
/* LLWU */
#define LLWU PE1
                                              LLWU PE1 REG(LLWU)
#define LLWU PE2
                                              LLWU PE2 REG(LLWU)
#define LLWU PE3
                                              LLWU PE3 REG(LLWU)
#define LLWU PE4
                                              LLWU PE4 REG(LLWU)
#define LLWU ME
                                              LLWU ME REG(LLWU)
                                              LLWU F1 REG(LLWU)
#define LLWU F1
#define LLWU F2
                                              LLWU F2 REG(LLWU)
#define LLWU F3
                                              LLWU F3 REG(LLWU)
#define LLWU FILT1
                                              LLWU FILT1 REG(LLWU)
#define LLWU FILT2
                                              LLWU FILT2 REG(LLWU)
/ * !
* @}
```

```
*/ /* end of group LLWU Register Accessor Macros */
/*!
* @ }
*/ /* end of group LLWU Peripheral Access Layer */
/* -----
  -- LPTMR Peripheral Access Layer
  ______
---- */
/*!
* @addtogroup LPTMR Peripheral Access Layer LPTMR Peripheral Access
Layer
* @ {
*/
/** LPTMR - Register Layout Typedef */
typedef struct {
                                       /**< Low Power Timer
 IO uint32 t CSR;
Control Status Register, offset: 0x0 */
 IO uint32 t PSR;
                                       /**< Low Power Timer
Prescale Register, offset: 0x4 */
 IO uint32 t CMR;
                                       /**< Low Power Timer
Compare Register, offset: 0x8 */
 IO uint32 t CNR;
                                       /**< Low Power Timer
Counter Register, offset: 0xC */
} LPTMR Type, *LPTMR MemMapPtr;
/* -----
  -- LPTMR - Register accessor macros
  ______
---- */
/*!
* @addtogroup LPTMR Register Accessor Macros LPTMR - Register accessor
* @ {
* /
/* LPTMR - Register accessors */
#define LPTMR CSR REG(base)
                                      ((base)->CSR)
#define LPTMR PSR REG(base)
                                      ((base)->PSR)
#define LPTMR CMR REG(base)
                                      ((base)->CMR)
#define LPTMR CNR REG(base)
                                      ((base)->CNR)
/*!
* @}
*/ /* end of group LPTMR Register Accessor Macros */
/* -----
  -- LPTMR Register Masks
```

```
* @addtogroup LPTMR Register Masks LPTMR Register Masks
* @ {
*/
/* CSR Bit Fields */
#define LPTMR CSR TEN MASK
                                                  0x1u
#define LPTMR CSR TEN SHIFT
#define LPTMR_CSR_TEN_WIDTH
#define LPTMR CSR TEN(x)
(((uint32 t)(((uint32 t)(x))<<LPTMR CSR TEN SHIFT))&LPTMR CSR TEN MASK)
#define LPTMR CSR TMS MASK
                                                  0x2u
#define LPTMR CSR TMS SHIFT
#define LPTMR CSR TMS WIDTH
#define LPTMR CSR TMS(x)
(((uint32 t)(((uint32 t)(x)) << LPTMR CSR TMS SHIFT))&LPTMR CSR TMS MASK)
#define LPTMR_CSR TFC MASK
                                                 0x4u
#define LPTMR CSR TFC SHIFT
#define LPTMR CSR TFC WIDTH
#define LPTMR CSR TFC(x)
(((uint32 t)(((uint32 t)(x))<<LPTMR CSR TFC SHIFT))&LPTMR CSR TFC MASK)
#define LPTMR CSR TPP MASK
                                                  0x8u
#define LPTMR CSR TPP SHIFT
#define LPTMR CSR TPP WIDTH
                                                  1
#define LPTMR CSR TPP(x)
(((uint32 t)(((uint32 t)(x))<<LPTMR CSR TPP SHIFT))&LPTMR CSR TPP MASK)
#define LPTMR CSR TPS MASK
                                                  0x30u
#define LPTMR CSR TPS SHIFT
                                                  4
#define LPTMR CSR TPS WIDTH
#define LPTMR CSR TPS(x)
(((uint32 t)(((uint32 t)(x))<<LPTMR CSR TPS SHIFT))&LPTMR CSR TPS MASK)
#define LPTMR CSR TIE MASK
                                                  0x40u
#define LPTMR_CSR_TIE_SHIFT
                                                  6
#define LPTMR_CSR_TIE_WIDTH
                                                  1
#define LPTMR_CSR_TIE(x)
(((uint32 t)(((uint32 t)(x))<<LPTMR CSR TIE SHIFT))&LPTMR CSR TIE MASK)
#define LPTMR CSR TCF MASK
                                                  0x80u
#define LPTMR CSR TCF SHIFT
                                                  7
#define LPTMR CSR TCF WIDTH
                                                  1
#define LPTMR CSR TCF(x)
(((uint32 t)(((uint32 t)(x))<<LPTMR CSR TCF SHIFT))&LPTMR CSR TCF MASK)
/* PSR Bit Fields */
#define LPTMR_PSR_PCS_MASK
                                                  0x3u
#define LPTMR PSR PCS SHIFT
                                                  0
#define LPTMR PSR PCS WIDTH
                                                  2
#define LPTMR PSR PCS(x)
(((uint32 t)(((uint32 t)(x))<<LPTMR PSR PCS SHIFT))&LPTMR PSR PCS MASK)
#define LPTMR PSR PBYP MASK
                                                  0 \times 411
#define LPTMR PSR PBYP SHIFT
#define LPTMR PSR PBYP WIDTH
#define LPTMR PSR PBYP(x)
(((uint32 t)(((uint32 t)(x))<<LPTMR PSR PBYP SHIFT))&LPTMR PSR PBYP MASK)
#define LPTMR PSR PRESCALE MASK
                                                 0x78u
#define LPTMR PSR PRESCALE SHIFT
                                                  3
#define LPTMR PSR PRESCALE WIDTH
                                                  4
```

```
#define LPTMR PSR PRESCALE(x)
(((uint32 t)(((uint32 t)(x))<<LPTMR PSR PRESCALE SHIFT))&LPTMR PSR PRESCA
LE MASK)
/* CMR Bit Fields */
#define LPTMR CMR COMPARE MASK
                                               0×FFFF11
#define LPTMR CMR COMPARE SHIFT
#define LPTMR CMR COMPARE WIDTH
                                                16
#define LPTMR CMR COMPARE(x)
(((uint32_t)(((uint32_t)(x))<<LPTMR CMR COMPARE SHIFT))&LPTMR CMR COMPARE
MASK)
\overline{/}* CNR Bit Fields */
#define LPTMR CNR COUNTER MASK
                                               0xFFFFu
#define LPTMR CNR COUNTER SHIFT
#define LPTMR CNR COUNTER WIDTH
                                               16
#define LPTMR CNR COUNTER(x)
(((uint32 t)(((uint32 t)(x))<<LPTMR CNR COUNTER SHIFT))&LPTMR CNR COUNTER
MASK)
/*!
* @ }
 */ /* end of group LPTMR Register Masks */
/* LPTMR - Peripheral instance base addresses */
/** Peripheral LPTMRO base address */
#define LPTMR0 BASE
                                                (0x40040000u)
/** Peripheral LPTMR0 base pointer */
#define LPTMR0
                                                ((LPTMR Type
*)LPTMR0 BASE)
#define LPTMR0 BASE PTR
                                                (LPTMR0)
/** Array initializer of LPTMR peripheral base addresses */
#define LPTMR BASE ADDRS
                                         { LPTMR0 BASE }
/** Array initializer of LPTMR peripheral base pointers */
#define LPTMR BASE PTRS
                                               { LPTMR0 }
/* -----
   -- LPTMR - Register accessor macros
---- */
* @addtogroup LPTMR Register Accessor Macros LPTMR - Register accessor
macros
* @ {
 */
/* LPTMR - Register instance definitions */
/* LPTMR0 */
#define LPTMR0 CSR
                                               LPTMR CSR REG(LPTMR0)
#define LPTMR0 PSR
                                               LPTMR PSR REG(LPTMR0)
                                                LPTMR CMR REG(LPTMR0)
#define LPTMR0 CMR
#define LPTMR0 CNR
                                                LPTMR CNR REG(LPTMR0)
/ * !
* @ }
 */ /* end of group LPTMR Register Accessor Macros */
```

```
/*!
* @ }
 */ /* end of group LPTMR Peripheral Access Layer */
/* -----
_____
  -- MCG Peripheral Access Layer
_____ */
/*!
 * @addtogroup MCG Peripheral Access Layer MCG Peripheral Access Layer
* @ {
/** MCG - Register Layout Typedef */
typedef struct {
                                             /**< MCG Control 1
  IO uint8 t C1;
Register, offset: 0x0 */
  IO uint8 t C2;
                                             /**< MCG Control 2
Register, offset: 0x1 */
                                             /**< MCG Control 3
 IO uint8 t C3;
Register, offset: 0x2 */
                                             /**< MCG Control 4
 IO uint8 t C4;
Register, offset: 0x3 */
                                             /**< MCG Control 5
 IO uint8 t C5;
Register, offset: 0x4 */
  IO uint8 t C6;
                                             /**< MCG Control 6
Register, of f set: 0x5 */
  IO uint8_t S;
                                             /**< MCG Status
Register, offset: 0x6 */
     uint8 t RESERVED 0[1];
  IO uint8 t SC;
                                             /**< MCG Status and
Control Register, offset: 0x8 */
     uint8_t RESERVED_1[1];
  __IO uint8_t ATCVH;
                                             /**< MCG Auto Trim
Compare Value High Register, offset: 0xA */
  __IO uint8_t ATCVL;
                                             /**< MCG Auto Trim
Compare Value Low Register, offset: 0xB */
                                             /**< MCG Control 7
 I uint8 t C7;
Register, offset: 0xC */
 IO uint8 t C8;
                                             /**< MCG Control 8
Register, offset: 0xD */
                                             /**< MCG Control 9
 __I uint8_t C9;
Register, offset: 0xE */
 I uint8 t C10;
                                             /**< MCG Control 10
Register, offset: 0xF */
} MCG Type, *MCG MemMapPtr;
/* -----
  -- MCG - Register accessor macros
  ______
---- */
/ * !
* @addtogroup MCG Register Accessor Macros MCG - Register accessor
macros
* @ {
```

```
* /
```

```
/* MCG - Register accessors */
                                                   ((base)->C1)
#define MCG C1 REG(base)
#define MCG C2 REG(base)
                                                    ((base) -> C2)
#define MCG C3 REG(base)
                                                    ((base) -> C3)
#define MCG C4 REG(base)
                                                    ((base) -> C4)
#define MCG C5 REG(base)
                                                    ((base) -> C5)
#define MCG C6 REG(base)
                                                    ((base) -> C6)
#define MCG S REG(base)
                                                    ((base) ->S)
#define MCG_SC_REG(base)
                                                    ((base)->SC)
#define MCG ATCVH REG(base)
                                                    ((base)->ATCVH)
#define MCG ATCVL REG(base)
                                                    ((base)->ATCVL)
#define MCG C7 REG(base)
                                                    ((base) ->C7)
#define MCG C8 REG(base)
                                                    ((base) -> C8)
#define MCG C9 REG(base)
                                                    ((base) -> C9)
#define MCG C10 REG(base)
                                                    ((base) ->C10)
/*!
* (a)
*/ /* end of group MCG Register Accessor Macros */
/* -----
  -- MCG Register Masks
----- */
/*!
* @addtogroup MCG Register Masks MCG Register Masks
 * @ {
*/
/* C1 Bit Fields */
#define MCG_C1_IREFSTEN_MASK
                                                    0x1u
#define MCG_C1_IREFSTEN_SHIFT
#define MCG_C1_IREFSTEN_WIDTH
#define MCG C1 IREFSTEN(x)
(((uint8 t) (((uint8 t)(x)) << MCG C1 IREFSTEN SHIFT)) & MCG C1 IREFSTEN MASK)
#define MCG C1 IRCLKEN MASK
                                                   0x2u
#define MCG C1 IRCLKEN SHIFT
#define MCG_C1_IRCLKEN_WIDTH
#define MCG_C1_IRCLKEN(x)
                                                    1
(((uint8_t)(((uint8_t)(x)) << MCG_C1_IRCLKEN_SHIFT)) & MCG_C1_IRCLKEN_MASK)
#define MCG_C1_IREFS_MASK
                                                    0x4u
#define MCG_C1_IREFS_SHIFT
                                                    2
#define MCG C1 IREFS WIDTH
#define MCG C1 IREFS(x)
(((uint8 t)(((uint8 t)(x)) << MCG C1 IREFS SHIFT))&MCG C1 IREFS MASK)
#define MCG C1 FRDIV MASK
                                                   0x38u
#define MCG_C1_FRDIV_SHIFT
                                                    3
#define MCG_C1_FRDIV_WIDTH
#define MCG C1 FRDIV(x)
(((uint8 t) (((uint8 t)(x)) << MCG C1 FRDIV SHIFT)) & MCG C1 FRDIV MASK)
#define MCG C1 CLKS MASK
                                                   0xC0u
#define MCG C1 CLKS SHIFT
#define MCG C1 CLKS WIDTH
                                                    2
```

```
#define MCG C1 CLKS(x)
(((uint8 t)(((uint8 t)(x)) << MCG C1 CLKS SHIFT)) & MCG C1 CLKS MASK)
/* C2 Bit Fields */
#define MCG_C2_IRCS_MASK
                                                   0 \times 111
#define MCG C2 IRCS SHIFT
                                                   0
#define MCG_C2_IRCS WIDTH
                                                   1
#define MCG C2 IRCS(x)
(((uint8 t)(((uint8 t)(x)) << MCG C2 IRCS SHIFT)) & MCG C2 IRCS MASK)
#define MCG C2 LP MASK
                                                   0x2u
#define MCG C2 LP SHIFT
                                                   1
#define MCG C2 LP WIDTH
                                                   1
#define MCG C2 LP(x)
(((uint8 t)(((uint8 t)(x)) << MCG C2 LP SHIFT)) & MCG C2 LP MASK)
#define MCG C2 EREFS0 MASK
                                                   0x4u
#define MCG C2 EREFS0 SHIFT
                                                   2
#define MCG C2 EREFS0 WIDTH
                                                   1
#define MCG C2 EREFS0(x)
(((uint8 t) (((uint8 t)(x)) << MCG C2 EREFSO SHIFT)) & MCG C2 EREFSO MASK)
#define MCG C2 HGO0 MASK
                                                   0x8u
#define MCG_C2_HGOO_SHIFT
                                                   3
#define MCG C2 HGO0 WIDTH
#define MCG C2 HGO0(x)
(((uint8 t)(((uint8 t)(x))<<MCG C2 HG00 SHIFT))&MCG C2 HG00 MASK)
#define MCG C2 RANGEO MASK
                                                   0x30u
#define MCG C2 RANGEO SHIFT
                                                   4
#define MCG C2 RANGEO WIDTH
                                                   2
#define MCG C2 RANGEO(x)
(((uint8 t)(((uint8 t)(x))<<MCG C2 RANGEO SHIFT))&MCG C2 RANGEO MASK)
#define MCG C2 LOCREO MASK
                                                   0x80u
#define MCG C2 LOCRE0 SHIFT
                                                   7
                                                   1
#define MCG C2 LOCREO WIDTH
#define MCG C2 LOCRE0(x)
(((uint8 t)(((uint8 t)(x)) << MCG C2 LOCREO SHIFT)) & MCG C2 LOCREO MASK)
/* C3 Bit Fields */
#define MCG C3 SCTRIM MASK
                                                   0xFFu
#define MCG C3 SCTRIM SHIFT
                                                   0
#define MCG_C3_SCTRIM_WIDTH
                                                   8
#define MCG_C3_SCTRIM(x)
(((uint8 t)(((uint8 t)(x)) << MCG C3 SCTRIM SHIFT)) & MCG C3 SCTRIM MASK)
/* C4 Bit Fields */
#define MCG C4 SCFTRIM MASK
                                                   0x1u
#define MCG C4 SCFTRIM SHIFT
                                                   0
#define MCG C4 SCFTRIM WIDTH
                                                   1
#define MCG C4 SCFTRIM(x)
(((uint8 t)(((uint8 t)(x)) << MCG C4 SCFTRIM SHIFT))& MCG C4 SCFTRIM MASK)
#define MCG_C4_FCTRIM_MASK
                                                   0x1Eu
#define MCG C4 FCTRIM SHIFT
                                                   1
                                                   4
#define MCG C4 FCTRIM WIDTH
#define MCG C4 FCTRIM(x)
(((uint8 t)(((uint8 t)(x))<<MCG C4 FCTRIM SHIFT))&MCG C4 FCTRIM MASK)
#define MCG_C4_DRST DRS MASK
                                                   0x60u
#define MCG C4 DRST DRS SHIFT
                                                   5
#define MCG C4 DRST DRS WIDTH
                                                   2
#define MCG_C4_DRST_DRS(x)
(((uint8 t)(((uint8 t)(x)) << MCG C4 DRST DRS SHIFT)) & MCG C4 DRST DRS MASK)
#define MCG C4 DMX32 MASK
                                                   0x80u
                                                   7
#define MCG C4 DMX32 SHIFT
#define MCG C4 DMX32 WIDTH
#define MCG C4 DMX32(x)
(((uint8 t)(((uint8 t)(x)) << MCG C4 DMX32 SHIFT)) & MCG C4 DMX32 MASK)
```

```
/* C5 Bit Fields */
#define MCG C5 PRDIV0_MASK
                                                   0x1Fu
#define MCG_C5_PRDIV0_SHIFT
#define MCG_C5_PRDIV0_WIDTH
#define MCG C5 PRDIV0(x)
(((uint8 t)(((uint8 t)(x))<<MCG C5 PRDIV0 SHIFT))&MCG C5 PRDIV0 MASK)
#define MCG C5 PLLSTEN0 MASK
                                                   0x20u
#define MCG C5 PLLSTEN0 SHIFT
                                                   5
#define MCG C5 PLLSTENO WIDTH
                                                   1
#define MCG C5 PLLSTEN0(x)
(((uint8 t) (((uint8 t) (x)) << MCG C5 PLLSTENO SHIFT)) & MCG C5 PLLSTENO MASK)
#define MCG_C5_PLLCLKEN0_MASK
                                                   0x40u
#define MCG C5 PLLCLKEN0 SHIFT
                                                   6
#define MCG C5 PLLCLKEN0 WIDTH
                                                   1
#define MCG C5 PLLCLKEN0(x)
(((uint8 t)(((uint8 t)(x))<<MCG C5 PLLCLKEN0 SHIFT))&MCG C5 PLLCLKEN0 MAS
K)
/* C6 Bit Fields */
#define MCG C6 VDIV0 MASK
                                                   0×1F11
#define MCG C6 VDIV0 SHIFT
                                                   0
#define MCG C6 VDIV0 WIDTH
#define MCG C6 VDIV0(x)
(((uint8 t)(((uint8 t)(x)) << MCG C6 VDIV0 SHIFT)) & MCG C6 VDIV0 MASK)
#define MCG C6 CME0 MASK
                                                   0x20u
#define MCG C6 CME0 SHIFT
                                                   5
#define MCG C6 CME0 WIDTH
                                                   1
#define MCG C6 CME0(x)
(((uint8 t)(((uint8 t)(x)) << MCG C6 CME0 SHIFT)) & MCG C6 CME0 MASK)
#define MCG C6 PLLS MASK
                                                   0x40u
#define MCG C6 PLLS SHIFT
                                                   6
                                                   1
#define MCG C6 PLLS WIDTH
#define MCG C6 PLLS(x)
(((uint8 t)(((uint8 t)(x)) << MCG C6 PLLS SHIFT)) & MCG C6 PLLS MASK)
#define MCG C6 LOLIE0 MASK
                                                   0x80u
#define MCG C6 LOLIE0 SHIFT
                                                   7
#define MCG C6 LOLIE0 WIDTH
                                                   1
#define MCG C6 LOLIE0(x)
(((uint8_t)(((uint8_t)(x))<<MCG_C6_LOLIE0_SHIFT))&MCG_C6_LOLIE0_MASK)
/* S Bit Fields */
#define MCG S IRCST MASK
                                                   0x1u
#define MCG S IRCST SHIFT
                                                   0
#define MCG S IRCST WIDTH
                                                   1
#define MCG S IRCST(x)
(((uint8 t)(((uint8 t)(x)) << MCG S IRCST SHIFT)) & MCG S IRCST MASK)
#define MCG_S_OSCINITO_MASK
                                                   0x2u
#define MCG_S_OSCINITO_SHIFT
                                                   1
#define MCG_S_OSCINITO_WIDTH
#define MCG S OSCINITO(x)
(((uint8 t)(((uint8 t)(x)) << MCG S OSCINITO SHIFT)) & MCG S OSCINITO MASK)
#define MCG S CLKST MASK
                                                   0xCu
#define MCG S CLKST SHIFT
                                                   2
#define MCG S CLKST WIDTH
                                                   2
#define MCG S CLKST(x)
(((uint8 t)(((uint8 t)(x)) << MCG S CLKST SHIFT)) & MCG S CLKST MASK)
#define MCG S IREFST MASK
                                                   0x10u
#define MCG S IREFST SHIFT
                                                   4
                                                   1
#define MCG S IREFST WIDTH
#define MCG S IREFST(x)
(((uint8 t)(((uint8 t)(x)) << MCG S IREFST SHIFT))&MCG S IREFST MASK)
#define MCG S PLLST MASK
                                                   0x20u
```

```
#define MCG S PLLST SHIFT
                                                    5
#define MCG_S_PLLST_WIDTH
#define MCG S PLLST(x)
(((uint8_t)(((uint8_t)(x)) << MCG_S_PLLST_SHIFT))&MCG_S_PLLST_MASK)
#define MCG_S_LOCKO MASK
                                                    0 \times 4011
#define MCG S LOCKO SHIFT
                                                    6
                                                    1
#define MCG S LOCKO WIDTH
#define MCG S LOCK0(x)
(((uint8 t)(((uint8 t)(x)) << MCG S LOCKO SHIFT)) & MCG S LOCKO MASK)
#define MCG S LOLSO MASK
                                                    0x80u
#define MCG S LOLSO SHIFT
                                                    7
#define MCG_S_LOLS0_WIDTH
                                                    1
#define MCG S LOLS0(x)
(((uint8 t)(((uint8 t)(x)) < MCG S LOLSO SHIFT)) \& MCG S LOLSO MASK)
/* SC Bit Fields */
#define MCG SC LOCSO MASK
                                                    0x1u
#define MCG SC LOCSO SHIFT
                                                    0
#define MCG SC LOCSO WIDTH
                                                    1
#define MCG SC LOCSO(x)
(((uint8 t)(((uint8 t)(x)) << MCG SC LOCSO SHIFT))&MCG SC LOCSO MASK)
#define MCG_SC_FCRDIV MASK
                                                    0xEu
#define MCG SC FCRDIV SHIFT
                                                    1
                                                    3
#define MCG SC FCRDIV WIDTH
#define MCG SC FCRDIV(x)
 (((uint8\ t)(((uint8\ t)(x)) << MCG_SC_FCRDIV_SHIFT)) \& MCG_SC_FCRDIV_MASK) \\
#define MCG SC FLTPRSRV MASK
                                                    0 \times 1011
#define MCG SC FLTPRSRV SHIFT
                                                    4
#define MCG SC FLTPRSRV WIDTH
#define MCG SC FLTPRSRV(x)
(((uint8 t)(((uint8 t)(x)) << MCG SC FLTPRSRV SHIFT)) & MCG SC FLTPRSRV MASK)
#define MCG SC ATMF MASK
                                                    0x20u
#define MCG SC ATMF SHIFT
                                                    5
#define MCG SC ATMF WIDTH
                                                    1
#define MCG SC ATMF(x)
(((uint8 t)(((uint8 t)(x)) << MCG SC ATMF SHIFT))&MCG SC ATMF MASK)
#define MCG SC ATMS MASK
                                                    0x40u
#define MCG_SC_ATMS_SHIFT
                                                    6
#define MCG_SC_ATMS_WIDTH
                                                    1
#define MCG SC ATMS(x)
(((uint8 t)(((uint8_t)(x))<<MCG_SC_ATMS_SHIFT))&MCG_SC_ATMS_MASK)</pre>
#define MCG SC ATME MASK
                                                    0x80u
#define MCG SC ATME SHIFT
                                                    7
#define MCG SC ATME WIDTH
                                                    1
#define MCG SC ATME(x)
(((uint8\_t)(((uint8\_t)(x)) << MCG\_SC\_ATME\_SHIFT)) \& MCG\_SC\_ATME\_MASK)
/* ATCVH Bit Fields */
#define MCG ATCVH ATCVH MASK
                                                    0xFFu
#define MCG ATCVH ATCVH SHIFT
                                                    0
#define MCG ATCVH ATCVH WIDTH
#define MCG ATCVH ATCVH(x)
(((uint8 t)(((uint8 t)(x)) << MCG ATCVH ATCVH SHIFT))& MCG ATCVH ATCVH MASK)
/* ATCVL Bit Fields */
#define MCG ATCVL ATCVL MASK
                                                    0xFFu
#define MCG_ATCVL_ATCVL_SHIFT
#define MCG ATCVL ATCVL WIDTH
                                                    8
#define MCG ATCVL ATCVL(x)
(((uint8 t)(((uint8 t)(x)) << MCG ATCVL ATCVL SHIFT)) & MCG ATCVL ATCVL MASK)
/* C8 Bit Fields */
#define MCG C8 LOLRE MASK
                                                    0x40u
#define MCG C8 LOLRE SHIFT
                                                    6
```

```
#define MCG_C8_LOLRE_WIDTH
                                                 1
#define MCG C8 LOLRE(x)
(((uint8_t)(((uint8_t)(x))<<MCG_C8_LOLRE_SHIFT))&MCG_C8_LOLRE_MASK)
/*!
* @ }
 */ /* end of group MCG Register_Masks */
/* MCG - Peripheral instance base addresses */
/** Peripheral MCG base address */
#define MCG BASE
                                                 (0x40064000u)
/** Peripheral MCG base pointer */
#define MCG
                                                  ((MCG Type *)MCG BASE)
#define MCG BASE PTR
/** Array initializer of MCG peripheral base addresses */
#define MCG BASE ADDRS
                                                 { MCG BASE }
/** Array initializer of MCG peripheral base pointers */
#define MCG BASE PTRS
                                                 { MCG }
/* -----
   -- MCG - Register accessor macros
---- */
* @addtogroup MCG Register Accessor Macros MCG - Register accessor
macros
* @ {
*/
/* MCG - Register instance definitions */
/* MCG */
#define MCG C1
                                                 MCG C1 REG (MCG)
#define MCG C2
                                                 MCG_C2_REG (MCG)
#define MCG_C3
                                                 MCG_C3_REG (MCG)
                                                 MCG C4 REG (MCG)
#define MCG C4
                                                 MCG C5 REG (MCG)
#define MCG C5
#define MCG C6
                                                 MCG C6 REG (MCG)
#define MCG S
                                                 MCG S REG(MCG)
                                                 MCG SC REG (MCG)
#define MCG SC
#define MCG ATCVH
                                                 MCG ATCVH REG (MCG)
#define MCG ATCVL
                                                 MCG ATCVL REG (MCG)
#define MCG_C7
                                                 MCG_C7_REG (MCG)
#define MCG C8
                                                 MCG C8 REG (MCG)
#define MCG C9
                                                 MCG C9 REG (MCG)
#define MCG C10
                                                 MCG C10 REG(MCG)
/ * !
* @ }
*/ /* end of group MCG Register Accessor Macros */
/* MCG C2[EREFS] backward compatibility */
#define MCG_C2_EREFS_SHIFT (MCG_C2_EREFS0_SHIFT)
#define MCG_C2_EREFS_WIDTH (MCG_C2_EREFS0_WIDTH)
#define MCG_C2_EREFS(x) (MCG_C2_EREFS0(x))
```

```
/* MCG C2[HGO] backward compatibility */
#define MCG_C2_HGO_MASK (MCG_C2_HGOO_MASK)
#define MCG_C2_HGO_SHIFT (MCG_C2_HGOO_SHIFT)
#define MCG_C2_HGO_WIDTH (MCG_C2_HGOO_WIDTH)
#define MCG_C2_HGO(x) (MCG_C2_HGOO(x))
#define MCG C2 HGO(x)
                                  (MCG C2 HGO0(x))
/* MCG C2[RANGE] backward compatibility */
#define MCG_C2_RANGE_MASK (MCG_C2_RANGE0_MASK)
#define MCG_C2_RANGE_SHIFT (MCG_C2_RANGE0_SHIFT)
#define MCG_C2_RANGE_WIDTH (MCG_C2_RANGE0_WIDTH)
#define MCG_C2_RANGE(x) (MCG_C2_RANGE0(x))
/ * !
 * @ }
 */ /* end of group MCG Peripheral Access Layer */
/* -----
_____
   -- MCM Peripheral Access Layer
---- */
 * @addtogroup MCM Peripheral Access Layer MCM Peripheral Access Layer
 * @ {
 */
/** MCM - Register Layout Typedef */
typedef struct {
      uint8 t RESERVED 0[8];
    I uint16 t PLASC;
                                                        /**< Crossbar Switch
(\overline{AXBS}) Slave Configuration, offset: 0x8 */
   I uint16 t PLAMC;
                                                         /**< Crossbar Switch
(AXBS) Master Configuration, offset: 0xA */
  __IO uint32_t PLACR;
                                                         /**< Platform Control
Register, offset: 0xC */
      uint8 t RESERVED 1[48];
   IO uint3\overline{2} t CPO;
                                                        /**< Compute Operation
Control Register, offset: 0x40 */
} MCM Type, *MCM MemMapPtr;
/* -----
   -- MCM - Register accessor macros
---- */
/*!
* @addtogroup MCM Register Accessor Macros MCM - Register accessor
macros
* @ {
 */
/* MCM - Register accessors */
#define MCM PLASC REG(base)
                                                      ((base)->PLASC)
#define MCM PLAMC REG(base)
                                                       ((base)->PLAMC)
#define MCM PLACR REG(base)
                                                       ((base)->PLACR)
```

```
#define MCM CPO REG(base)
                                                 ((base) ->CPO)
/*!
 */ /* end of group MCM Register Accessor Macros */
/* -----
  -- MCM Register Masks
---- */
/*!
 * @addtogroup MCM Register Masks MCM Register Masks
 */
/* PLASC Bit Fields */
#define MCM PLASC ASC MASK
                                                0xFFu
#define MCM_PLASC_ASC_SHIFT
#define MCM PLASC ASC WIDTH
#define MCM PLASC ASC(x)
(((uint16 t)(((uint16 t)(x))<<MCM PLASC ASC SHIFT))&MCM PLASC ASC MASK)
/* PLAMC Bit Fields */
#define MCM PLAMC AMC MASK
                                                0×FF11
#define MCM PLAMC AMC SHIFT
                                                \cap
#define MCM PLAMC AMC WIDTH
                                                8
#define MCM PLAMC AMC(x)
(((uint16_t)(((uint16_t)(x)) << MCM PLAMC AMC SHIFT)) &MCM PLAMC AMC MASK)
/* PLACR Bit Fields */
#define MCM PLACR ARB MASK
                                                0x200u
#define MCM PLACR ARB SHIFT
                                                9
#define MCM PLACR ARB WIDTH
#define MCM PLACR ARB(x)
(((uint32 t)(((uint32 t)(x))<<MCM PLACR ARB SHIFT))&MCM PLACR ARB MASK)
#define MCM PLACR CFCC MASK
                                                0x400u
#define MCM_PLACR_CFCC_SHIFT
                                                10
#define MCM_PLACR_CFCC_WIDTH
#define MCM PLACR CFCC(x)
(((uint32 t)(((uint32 t)(x)) << MCM PLACR CFCC SHIFT)) & MCM PLACR CFCC MASK)
#define MCM PLACR DFCDA MASK
                                                0x800u
#define MCM PLACR DFCDA SHIFT
                                                11
#define MCM PLACR DFCDA WIDTH
                                                1
#define MCM PLACR DFCDA(x)
(((uint32 t)(((uint32 t)(x))<<MCM PLACR DFCDA SHIFT))&MCM PLACR DFCDA MAS
K)
#define MCM PLACR DFCIC MASK
                                                0x1000u
#define MCM PLACR DFCIC SHIFT
                                                12
#define MCM PLACR DFCIC WIDTH
                                                1
#define MCM PLACR DFCIC(x)
(((uint32 t)(((uint32 t)(x)) << MCM PLACR DFCIC SHIFT)) & MCM PLACR DFCIC MAS
K)
#define MCM_PLACR_DFCC_MASK
                                                0x2000u
#define MCM PLACR DFCC SHIFT
                                                13
#define MCM PLACR DFCC WIDTH
#define MCM PLACR DFCC(x)
(((uint32 t)(((uint32 t)(x)) << MCM PLACR DFCC SHIFT))&MCM PLACR DFCC MASK)
#define MCM PLACR EFDS MASK
                                                0x4000u
#define MCM PLACR EFDS SHIFT
                                                14
```

```
#define MCM PLACR EFDS WIDTH
                                                1
#define MCM PLACR EFDS(x)
(((uint32 t)(((uint32 t)(x)) << MCM PLACR EFDS SHIFT)) & MCM PLACR EFDS MASK)
#define MCM PLACR DFCS MASK
                                                0x8000u
#define MCM PLACR DFCS SHIFT
                                                15
#define MCM PLACR DFCS WIDTH
#define MCM PLACR DFCS(x)
(((uint32 t)(((uint32 t)(x)) << MCM PLACR DFCS SHIFT)) & MCM PLACR DFCS MASK)
#define MCM PLACR ESFC MASK
                                                0x10000u
#define MCM PLACR ESFC SHIFT
                                                16
#define MCM_PLACR_ESFC_WIDTH
                                                1
#define MCM PLACR ESFC(x)
(((uint32 t)(((uint32 t)(x))<<MCM PLACR ESFC SHIFT))&MCM PLACR ESFC MASK)
/* CPO Bit Fields */
#define MCM CPO CPOREQ MASK
                                                0x1u
#define MCM CPO CPOREQ SHIFT
                                                0
#define MCM CPO CPOREQ WIDTH
#define MCM CPO CPOREQ(x)
(((uint32 t)(((uint32 t)(x)) << MCM CPO CPOREQ SHIFT)) & MCM CPO CPOREQ MASK)
#define MCM CPO CPOACK MASK
                                             0x2u
#define MCM CPO CPOACK SHIFT
#define MCM CPO CPOACK WIDTH
#define MCM CPO CPOACK(x)
(((uint32 t)(((uint32 t)(x)) << MCM CPO CPOACK SHIFT))& MCM CPO CPOACK MASK)
#define MCM CPO CPOWOI MASK
                                                0x4u
#define MCM CPO CPOWOI SHIFT
#define MCM CPO CPOWOI WIDTH
                                                1
#define MCM CPO CPOWOI(x)
(((uint32 t)(((uint32 t)(x)) << MCM CPO CPOWOI SHIFT))& MCM CPO CPOWOI MASK)
/*!
 * @ }
 */ /* end of group MCM Register Masks */
/* MCM - Peripheral instance base addresses */
/** Peripheral MCM base address */
#define MCM BASE
                                                (0xF0003000u)
/** Peripheral MCM base pointer */
#define MCM
                                                 ((MCM Type *)MCM BASE)
#define MCM BASE PTR
/** Array initializer of MCM peripheral base addresses */
                                                { MCM BASE }
#define MCM BASE ADDRS
/** Array initializer of MCM peripheral base pointers */
#define MCM BASE PTRS
                                               { MCM }
   -- MCM - Register accessor macros
  ______
---- */
* @addtogroup MCM Register Accessor Macros MCM - Register accessor
macros
* @ {
 */
/* MCM - Register instance definitions */
```

```
/* MCM */
                                             MCM PLASC REG (MCM)
#define MCM PLASC
#define MCM PLAMC
                                             MCM_PLAMC_REG (MCM)
#define MCM PLACR
                                             MCM PLACR REG (MCM)
#define MCM CPO
                                             MCM CPO REG (MCM)
/*!
* @ }
*/ /* end of group MCM Register Accessor Macros */
/*!
* @ }
*/ /* end of group MCM Peripheral Access Layer */
/* -----
  -- MTB Peripheral Access Layer
  ______
---- */
/*!
* @addtogroup MTB Peripheral Access Layer MTB Peripheral Access Layer
* @ {
* /
/** MTB - Register Layout Typedef */
typedef struct {
  IO uint32 t POSITION;
                                               /**< MTB Position
Register, offset: 0x0 */
 IO uint32 t MASTER;
                                               /**< MTB Master
Register, offset: 0x4 */
 IO uint32 t FLOW;
                                               /**< MTB Flow
Register, offset: 0x8 */
 I uint32 t BASE;
                                               /**< MTB Base
Register, offset: 0xC */
     uint8_t RESERVED_0[3824];
   _I uint32_t MODECTRL;
                                               /**< Integration Mode
Control Register, offset: 0xF00 */
     uint8 t RESERVED 1[156];
  I uint32 t TAGSET;
                                               /**< Claim TAG Set
Register, offset: 0xFA0 */
 I uint32 t TAGCLEAR;
                                               /**< Claim TAG Clear
Register, offset: 0xFA4 */
      uint8_t RESERVED_2[8];
   I uint32 t LOCKACCESS;
                                               /**< Lock Access
Register, offset: 0xFB0 */
 I uint32 t LOCKSTAT;
                                               /**< Lock Status
Register, offset: 0xFB4 */
 I uint32 t AUTHSTAT;
                                               /**< Authentication
Status Register, offset: 0xFB8 */
 I uint32 t DEVICEARCH;
                                              /**< Device
Architecture Register, offset: 0xFBC */
     uint8 t RESERVED 3[8];
   I uint3\overline{2} t DEVICECFG;
                                               /**< Device
Configuration Register, offset: 0xFC8 */
                                               /**< Device Type
 I uint32 t DEVICETYPID;
Identifier Register, offset: 0xFCC */
```

```
_I uint32_t PERIPHID[8];
                                                 /**< Peripheral ID
Register, array offset: 0xFD0, array step: 0x4 */
I uint32 t COMPID[4];
                                                  /**< Component ID
Register, array offset: 0xFF0, array step: 0x4 */
} MTB Type, *MTB MemMapPtr;
/* -----
  -- MTB - Register accessor macros
_____ */
/ * !
* @addtogroup MTB Register Accessor Macros MTB - Register accessor
macros
* @ {
*/
/* MTB - Register accessors */
#define MTB POSITION REG(base)
                                                ((base)->POSITION)
#define MTB MASTER REG(base)
                                                ((base)->MASTER)
#define MTB FLOW REG(base)
                                                ((base) ->FLOW)
#define MTB BASE REG(base)
                                                ((base) ->BASE)
#define MTB MODECTRL REG(base)
                                                ((base) ->MODECTRL)
#define MTB TAGSET REG(base)
                                                ((base)->TAGSET)
#define MTB TAGCLEAR REG(base)
                                                ((base)->TAGCLEAR)
#define MTB LOCKACCESS REG(base)
                                                ((base)->LOCKACCESS)
#define MTB LOCKSTAT REG(base)
                                                ((base)->LOCKSTAT)
#define MTB AUTHSTAT REG(base)
                                                ((base)->AUTHSTAT)
#define MTB DEVICEARCH REG(base)
                                                ((base) -> DEVICEARCH)
#define MTB DEVICECFG REG(base)
                                               ((base) -> DEVICECFG)
#define MTB DEVICETYPID REG(base)
                                                ((base)->DEVICETYPID)
#define MTB PERIPHID REG(base, index)
                                                ((base)-
>PERIPHID[index])
#define MTB PERIPHID COUNT
                                                ((base) ->COMPID[index])
#define MTB_COMPID_REG(base,index)
#define MTB COMPID COUNT
/*!
* @ }
*/ /* end of group MTB Register Accessor Macros */
  -- MTB Register Masks
---- */
* @addtogroup MTB Register Masks MTB Register Masks
 * @ {
 * /
/* POSITION Bit Fields */
#define MTB POSITION WRAP MASK
                                               0x4u
#define MTB POSITION WRAP SHIFT
#define MTB POSITION WRAP WIDTH
```

```
#define MTB POSITION WRAP(x)
(((uint32 t)(((uint32 t)(x))<<MTB POSITION WRAP SHIFT))&MTB POSITION WRAP
MASK)
#define MTB POSITION POINTER MASK
                                                  0xFFFFFFF8u
#define MTB POSITION POINTER SHIFT
#define MTB POSITION POINTER WIDTH
                                                  29
#define MTB POSITION POINTER(x)
(((uint32 t)(((uint32 t)(x))<<MTB POSITION POINTER SHIFT))&MTB POSITION P
OINTER MASK)
/* MASTER Bit Fields */
#define MTB MASTER MASK MASK
                                                  0x1Fu
#define MTB MASTER MASK SHIFT
                                                  0
#define MTB MASTER MASK WIDTH
#define MTB MASTER MASK(x)
(((uint32 t)(((uint32 t)(x))<<MTB MASTER MASK SHIFT))&MTB MASTER MASK MAS
#define MTB MASTER TSTARTEN MASK
                                                  0x20u
#define MTB MASTER TSTARTEN SHIFT
#define MTB MASTER TSTARTEN WIDTH
                                                  1
#define MTB MASTER TSTARTEN(x)
(((uint32 t)(((uint32 t)(x))<<MTB MASTER TSTARTEN SHIFT))&MTB MASTER TSTA
RTEN MASK)
                                                  0x40u
#define MTB MASTER TSTOPEN MASK
#define MTB MASTER TSTOPEN SHIFT
                                                  6
#define MTB MASTER TSTOPEN WIDTH
                                                  1
#define MTB MASTER TSTOPEN(x)
(((uint32 t)(((uint32 t)(x))<<MTB MASTER TSTOPEN SHIFT))&MTB MASTER TSTOP
EN MASK)
#define MTB MASTER SFRWPRIV MASK
                                                  0x80u
#define MTB MASTER SFRWPRIV SHIFT
#define MTB MASTER SFRWPRIV WIDTH
                                                  1
#define MTB MASTER SFRWPRIV(x)
(((uint32 t)(((uint32 t)(x)) << MTB MASTER SFRWPRIV SHIFT)) & MTB MASTER SFRW
PRIV MASK)
#define MTB MASTER RAMPRIV MASK
                                                  0x100u
#define MTB MASTER RAMPRIV SHIFT
                                                  8
#define MTB MASTER RAMPRIV WIDTH
                                                  1
#define MTB MASTER RAMPRIV(x)
(((uint32 t)(((uint32 t)(x))<<MTB MASTER RAMPRIV SHIFT))&MTB MASTER RAMPR
IV MASK)
#define MTB MASTER HALTREQ MASK
                                                  0x200u
#define MTB MASTER HALTREQ SHIFT
                                                  9
#define MTB MASTER HALTREQ WIDTH
                                                  1
#define MTB MASTER HALTREQ(x)
(((uint32 t)(((uint32 t)(x)) << MTB MASTER HALTREQ SHIFT))&MTB MASTER HALTR
EQ MASK)
#define MTB MASTER EN MASK
                                                  0x80000000u
#define MTB MASTER EN SHIFT
                                                  31
#define MTB MASTER EN WIDTH
#define MTB MASTER EN(x)
(((uint32 t)(((uint32 t)(x)) << MTB MASTER EN SHIFT))&MTB MASTER EN MASK)
/* FLOW Bit Fields */
#define MTB FLOW AUTOSTOP MASK
                                                  0x1u
#define MTB_FLOW_AUTOSTOP_SHIFT
#define MTB FLOW AUTOSTOP WIDTH
#define MTB FLOW AUTOSTOP(x)
(((uint32 t)(((uint32 t)(x))<<MTB FLOW AUTOSTOP SHIFT))&MTB FLOW AUTOSTOP
#define MTB FLOW AUTOHALT MASK
                                                  0x2u
#define MTB FLOW AUTOHALT SHIFT
                                                  1
```

```
#define MTB FLOW AUTOHALT WIDTH
#define MTB FLOW AUTOHALT(x)
(((uint32 t)(((uint32 t)(x))<<MTB FLOW AUTOHALT SHIFT))&MTB FLOW AUTOHALT
MASK)
#define MTB FLOW WATERMARK MASK
                                                 0xFFFFFFF8u
#define MTB FLOW WATERMARK SHIFT
                                                 3
#define MTB FLOW WATERMARK WIDTH
                                                 29
#define MTB FLOW WATERMARK(x)
(((uint32 t)(((uint32 t)(x))<<MTB FLOW WATERMARK SHIFT))&MTB FLOW WATERMA
RK MASK)
/* BASE Bit Fields */
#define MTB BASE BASEADDR MASK
                                                 0xFFFFFFFFu
#define MTB BASE BASEADDR SHIFT
#define MTB BASE BASEADDR WIDTH
                                                 32
#define MTB BASE BASEADDR(x)
(((uint32 t)(((uint32 t)(x))<<MTB BASE BASEADDR SHIFT))&MTB BASE BASEADDR
MASK)
/* MODECTRL Bit Fields */
#define MTB MODECTRL MODECTRL MASK
                                                0xFFFFFFFFu
#define MTB MODECTRL MODECTRL SHIFT
#define MTB MODECTRL MODECTRL WIDTH
                                                 32
#define MTB MODECTRL MODECTRL(x)
(((uint32 t) (((uint32 t)(x)) << MTB MODECTRL MODECTRL SHIFT)) & MTB MODECTRL
MODECTRL MASK)
/* TAGSET Bit Fields */
#define MTB TAGSET TAGSET MASK
                                                 0xFFFFFFFFu
#define MTB TAGSET TAGSET SHIFT
#define MTB TAGSET TAGSET WIDTH
                                                 32
#define MTB TAGSET TAGSET(x)
(((uint32 t)(((uint32 t)(x))<<MTB TAGSET TAGSET SHIFT))&MTB TAGSET TAGSET
MASK)
/* TAGCLEAR Bit Fields */
#define MTB TAGCLEAR TAGCLEAR MASK
                                                0xffffffffu
#define MTB TAGCLEAR TAGCLEAR SHIFT
#define MTB TAGCLEAR TAGCLEAR WIDTH
                                                 32
#define MTB TAGCLEAR TAGCLEAR(x)
(((uint32 t)(((uint32 t)(x))<<MTB TAGCLEAR TAGCLEAR SHIFT))&MTB TAGCLEAR
TAGCLEAR MASK)
/* LOCKACCESS Bit Fields */
#define MTB LOCKACCESS LOCKACCESS MASK
                                               0xFFFFFFFFu
#define MTB_LOCKACCESS_LOCKACCESS_SHIFT
#define MTB LOCKACCESS LOCKACCESS WIDTH
#define MTB_LOCKACCESS LOCKACCESS(x)
(((uint32 t)(((uint32 t)(x)) << MTB LOCKACCESS LOCKACCESS SHIFT)) & MTB LOCKA
CCESS LOCKACCESS MASK)
/* LOCKSTAT Bit Fields */
#define MTB LOCKSTAT LOCKSTAT MASK
                                                 0xFFFFFFFFu
#define MTB LOCKSTAT LOCKSTAT SHIFT
                                                 \cap
#define MTB LOCKSTAT LOCKSTAT WIDTH
                                                 32
#define MTB LOCKSTAT LOCKSTAT(x)
(((uint32 t)(((uint32 t)(x))<<MTB LOCKSTAT LOCKSTAT SHIFT))&MTB LOCKSTAT
LOCKSTAT MASK)
/* AUTHSTAT Bit Fields */
#define MTB AUTHSTAT BITO MASK
                                                 0x1u
#define MTB AUTHSTAT BITO SHIFT
#define MTB AUTHSTAT BITO WIDTH
#define MTB AUTHSTAT BIT0(x)
(((uint32 t)(((uint32 t)(x))<<MTB AUTHSTAT BIT0 SHIFT))&MTB AUTHSTAT BIT0
MASK)
#define MTB AUTHSTAT BIT1 MASK
                                                 0x2u
```

```
#define MTB AUTHSTAT BIT1 SHIFT
                                                 1
#define MTB_AUTHSTAT_BIT1_WIDTH
#define MTB AUTHSTAT BIT1(x)
(((uint32 t)(((uint32 t)(x)) \le MTB AUTHSTAT BIT1 SHIFT)) \& MTB AUTHSTAT BIT1
MASK)
#define MTB AUTHSTAT BIT2 MASK
                                                  0 \times 411
#define MTB AUTHSTAT BIT2 SHIFT
                                                  2
#define MTB AUTHSTAT BIT2 WIDTH
#define MTB AUTHSTAT BIT2(x)
(((uint32 t)(((uint32 t)(x))<<MTB AUTHSTAT BIT2 SHIFT))&MTB AUTHSTAT BIT2
MASK)
#define MTB AUTHSTAT BIT3 MASK
                                                  0x8u
#define MTB AUTHSTAT BIT3 SHIFT
#define MTB AUTHSTAT BIT3 WIDTH
#define MTB AUTHSTAT BIT3(x)
(((uint32 t)(((uint32 t)(x))<<MTB AUTHSTAT BIT3 SHIFT))&MTB AUTHSTAT BIT3
MASK)
/* DEVICEARCH Bit Fields */
#define MTB DEVICEARCH DEVICEARCH MASK
                                                0xFFFFFFFFu
#define MTB DEVICEARCH DEVICEARCH SHIFT
#define MTB DEVICEARCH DEVICEARCH WIDTH
                                                  32
#define MTB DEVICEARCH DEVICEARCH(x)
(((uint32 t)(((uint32 t)(x)) << MTB DEVICEARCH DEVICEARCH SHIFT)) & MTB DEVIC
EARCH DEVICEARCH MASK)
/* DEVICECFG Bit Fields */
#define MTB DEVICECFG DEVICECFG MASK
                                                 (177777777×O
#define MTB DEVICECFG DEVICECFG SHIFT
                                                  \cap
#define MTB DEVICECFG DEVICECFG WIDTH
                                                  32
#define MTB DEVICECFG DEVICECFG(x)
(((uint32_t)(((uint32_t)(x))<<MTB DEVICECFG DEVICECFG SHIFT))&MTB DEVICEC
FG DEVICECFG MASK)
/* DEVICETYPID Bit Fields */
#define MTB DEVICETYPID DEVICETYPID MASK
                                                0xffffffffu
#define MTB DEVICETYPID DEVICETYPID SHIFT
#define MTB DEVICETYPID DEVICETYPID WIDTH
                                                  32
#define MTB DEVICETYPID DEVICETYPID(x)
(((uint32 t)(((uint32 t)(x))<<MTB DEVICETYPID DEVICETYPID SHIFT))&MTB DEV
ICETYPID_DEVICETYPID_MASK)
/* PERIPHID Bit Fields */
#define MTB PERIPHID PERIPHID MASK
                                                 0xFFFFFFFFu
#define MTB PERIPHID PERIPHID SHIFT
#define MTB PERIPHID PERIPHID WIDTH
                                                  32
#define MTB PERIPHID PERIPHID(x)
(((uint32 t)(((uint32 t)(x))<<MTB PERIPHID PERIPHID SHIFT))&MTB PERIPHID
PERIPHID MASK)
/* COMPID Bit Fields */
#define MTB COMPID COMPID MASK
                                                  0xFFFFFFFFu
#define MTB COMPID COMPID SHIFT
                                                  Ω
#define MTB COMPID COMPID WIDTH
#define MTB COMPID COMPID(x)
(((uint32 t)(((uint32 t)(x))<<MTB COMPID COMPID SHIFT))&MTB COMPID COMPID
MASK)
/*!
*/ /* end of group MTB Register Masks */
/* MTB - Peripheral instance base addresses */
/** Peripheral MTB base address */
```

```
(0xF0000000u)
#define MTB BASE
/** Peripheral MTB base pointer */
#define MTB
                                                 ((MTB_Type *)MTB_BASE)
#define MTB BASE PTR
/** Array initializer of MTB peripheral base addresses */
#define MTB BASE ADDRS
                                                { MTB BASE }
/** Array initializer of MTB peripheral base pointers */
#define MTB BASE PTRS
/* -----
   -- MTB - Register accessor macros
---- */
/*!
 * @addtogroup MTB Register Accessor Macros MTB - Register accessor
macros
* @ {
 */
/* MTB - Register instance definitions */
/* MTB */
#define MTB POSITION
                                                 MTB POSITION REG(MTB)
#define MTB MASTER
                                                 MTB MASTER REG(MTB)
#define MTB FLOW
                                                 MTB FLOW REG(MTB)
#define MTB BASEr
                                                 MTB BASE REG (MTB)
#define MTB MODECTRL
                                                 MTB MODECTRL REG(MTB)
                                                 MTB TAGSET REG (MTB)
#define MTB TAGSET
                                                 MTB TAGCLEAR REG (MTB)
#define MTB TAGCLEAR
#define MTB LOCKACCESS
                                                 MTB LOCKACCESS REG (MTB)
#define MTB LOCKSTAT
                                                 MTB LOCKSTAT REG(MTB)
                                                 MTB AUTHSTAT REG (MTB)
#define MTB AUTHSTAT
#define MTB DEVICEARCH
                                                 MTB DEVICEARCH REG (MTB)
#define MTB DEVICECFG
                                                 MTB DEVICECFG REG(MTB)
#define MTB DEVICETYPID
                                                 MTB DEVICETYPID REG(MTB)
#define MTB PERIPHID4
                                                 MTB PERIPHID REG(MTB, 0)
                                                 MTB PERIPHID REG(MTB, 1)
#define MTB PERIPHID5
#define MTB PERIPHID6
                                                 MTB PERIPHID REG(MTB, 2)
#define MTB PERIPHID7
                                                 MTB PERIPHID REG (MTB, 3)
#define MTB PERIPHID0
                                                 MTB PERIPHID REG (MTB, 4)
#define MTB PERIPHID1
                                                 MTB PERIPHID REG (MTB, 5)
#define MTB PERIPHID2
                                                 MTB PERIPHID REG (MTB, 6)
                                                 MTB PERIPHID REG (MTB, 7)
#define MTB PERIPHID3
#define MTB_COMPID0
                                                 MTB_COMPID REG(MTB,0)
#define MTB COMPID1
                                                 MTB COMPID REG(MTB, 1)
#define MTB COMPID2
                                                 MTB_COMPID REG(MTB,2)
#define MTB COMPID3
                                                 MTB COMPID REG(MTB, 3)
/* MTB - Register array accessors */
#define MTB PERIPHID(index)
MTB PERIPHID REG(MTB, index)
#define MTB COMPID(index)
MTB COMPID REG (MTB, index)
/*!
* @ }
 */ /* end of group MTB Register Accessor Macros */
```

```
/*!
* @ }
 */ /* end of group MTB Peripheral Access Layer */
/* -----
_____
  -- MTBDWT Peripheral Access Layer
_____ */
/*!
* @addtogroup MTBDWT Peripheral Access Layer MTBDWT Peripheral Access
Layer
* @ {
 */
/** MTBDWT - Register Layout Typedef */
typedef struct {
 I uint32 t CTRL;
                                             /**< MTB DWT Control
Register, offset: 0x0 */
     uint8 t RESERVED 0[28];
                                             /* offset: 0x20, array
 struct {
step: 0x10 */
   IO uint32 t COMP;
                                               /**< MTB DWT
Comparator Register, array offset: 0x20, array step: 0x10 */
   __IO uint32_t MASK;
                                               /**< MTB DWT
Comparator Mask Register, array offset: 0x24, array step: 0x10 */
    IO uint32 t FCT;
                                               /**< MTB DWT
Comparator Function Register 0..MTB DWT Comparator Function Register 1,
array offset: 0x28, array step: 0x10 */
       uint8 t RESERVED 0[4];
  } COMPARATOR[2];
     uint8 t RESERVED 1[448];
   _IO uint32_t TBCTRL;
                                             /**< MTB DWT Trace
Buffer Control Register, offset: 0x200 */
     uint8_t RESERVED_2[3524];
   _I uint32_t DEVICECFG;
                                             /**< Device
Configuration Register, offset: 0xFC8 */
                                             /**< Device Type
  I uint32 t DEVICETYPID;
Identifier Register, offset: 0xFCC */
 I uint32 t PERIPHID[8];
                                             /**< Peripheral ID
Register, array offset: 0xFDO, array step: 0x4 */
 I uint32 t COMPID[4];
                                             /**< Component ID
Register, array offset: 0xFF0, array step: 0x4 */
} MTBDWT Type, *MTBDWT MemMapPtr;
/* -----
  -- MTBDWT - Register accessor macros
  ______
---- */
/*!
* @addtogroup MTBDWT Register Accessor Macros MTBDWT - Register accessor
macros
* @ {
 */
```

```
/* MTBDWT - Register accessors */
#define MTBDWT_CTRL_REG(base)
                                               ((base)->CTRL)
#define MTBDWT_COMP_REG(base, index)
                                                ((base)-
>COMPARATOR[index].COMP)
#define MTBDWT COMP COUNT
#define MTBDWT MASK REG(base, index)
                                               ((base)-
>COMPARATOR[index].MASK)
#define MTBDWT MASK COUNT
#define MTBDWT FCT REG(base, index)
                                               ((base)-
>COMPARATOR[index].FCT)
#define MTBDWT_FCT_COUNT
#define MTBDWT_TBCTRL_REG(base)
                                               ((base)->TBCTRL)
#define MTBDWT_DEVICECFG_REG(base)
                                               ((base)->DEVICECFG)
#define MTBDWT DEVICETYPID REG(base)
                                               ((base)->DEVICETYPID)
#define MTBDWT PERIPHID REG(base,index)
                                               ((base)-
>PERIPHID[index])
#define MTBDWT PERIPHID COUNT
#define MTBDWT COMPID REG(base, index)
                                               ((base) -> COMPID[index])
#define MTBDWT COMPID COUNT
/*!
* @}
*/ /* end of group MTBDWT Register Accessor Macros */
/* -----
   -- MTBDWT Register Masks
---- */
/*!
 * @addtogroup MTBDWT Register Masks MTBDWT Register Masks
 * @ {
*/
/* CTRL Bit Fields */
#define MTBDWT_CTRL_DWTCFGCTRL_MASK
                                              0xFFFFFFFu
#define MTBDWT_CTRL_DWTCFGCTRL_SHIFT
#define MTBDWT CTRL DWTCFGCTRL WIDTH
                                               28
#define MTBDWT CTRL DWTCFGCTRL(x)
(((uint32 t)(((uint32 t)(x))<<MTBDWT CTRL DWTCFGCTRL SHIFT))&MTBDWT CTRL
DWTCFGCTRL MASK)
#define MTBDWT_CTRL_NUMCMP_MASK
#define MTBDWT_CTRL_NUMCMP_SHIFT
                                                0xF0000000u
                                                28
#define MTBDWT_CTRL_NUMCMP_WIDTH
#define MTBDWT CTRL NUMCMP(x)
(((uint32 t)(((uint32 t)(x))<<MTBDWT CTRL NUMCMP SHIFT))&MTBDWT CTRL NUMC
MP MASK)
/* COMP Bit Fields */
#define MTBDWT COMP COMP MASK
                                               0xFFFFFFFFu
#define MTBDWT_COMP_COMP_SHIFT
#define MTBDWT_COMP_COMP_WIDTH
                                                32
#define MTBDWT COMP COMP(x)
(((uint32 t)(((uint32 t)(x))<<MTBDWT COMP COMP SHIFT))&MTBDWT COMP M
ASK)
/* MASK Bit Fields */
#define MTBDWT MASK MASK MASK
                                               0x1Fu
#define MTBDWT MASK MASK SHIFT
```

```
#define MTBDWT MASK MASK WIDTH
#define MTBDWT MASK MASK(x)
(((uint32 t)(((uint32 t)(x))<<MTBDWT MASK MASK SHIFT))&MTBDWT MASK MASK M
ASK)
/* FCT Bit Fields */
#define MTBDWT FCT FUNCTION MASK
                                                 0xFu
#define MTBDWT FCT FUNCTION SHIFT
                                                 Ω
#define MTBDWT FCT FUNCTION WIDTH
#define MTBDWT FCT FUNCTION(x)
(((uint32 t)(((uint32 t)(x)) << MTBDWT FCT FUNCTION SHIFT)) & MTBDWT FCT FUNC
TION MASK)
#define MTBDWT FCT DATAVMATCH MASK
                                                  0x100u
#define MTBDWT FCT DATAVMATCH SHIFT
#define MTBDWT FCT DATAVMATCH WIDTH
                                                  1
#define MTBDWT FCT DATAVMATCH(x)
(((uint32 t)(((uint32 t)(x))<<MTBDWT FCT DATAVMATCH SHIFT))&MTBDWT FCT DA
TAVMATCH MASK)
#define MTBDWT FCT DATAVSIZE MASK
                                                  0xC00u
#define MTBDWT FCT DATAVSIZE SHIFT
                                                  10
#define MTBDWT FCT DATAVSIZE WIDTH
                                                  2
#define MTBDWT FCT DATAVSIZE(x)
(((uint32 t)(((uint32 t)(x))<<MTBDWT FCT DATAVSIZE SHIFT))&MTBDWT FCT DAT
AVSIZE MASK)
#define MTBDWT FCT DATAVADDRO MASK
                                                  0xF000u
#define MTBDWT FCT DATAVADDRO SHIFT
                                                 12
#define MTBDWT FCT DATAVADDR0 WIDTH
#define MTBDWT FCT DATAVADDR0(x)
(((uint32 t)(((uint32 t)(x))<<MTBDWT FCT DATAVADDRO SHIFT))&MTBDWT FCT DA
TAVADDRO MASK)
#define MTBDWT FCT MATCHED MASK
                                                  0x1000000u
#define MTBDWT FCT MATCHED SHIFT
                                                  24
#define MTBDWT FCT MATCHED WIDTH
#define MTBDWT FCT MATCHED(x)
(((uint32 t)(((uint32 t)(x))<<MTBDWT FCT MATCHED SHIFT))&MTBDWT FCT MATCH
ED MASK)
/* TBCTRL Bit Fields */
#define MTBDWT_TBCTRL_ACOMP0_MASK
                                                  0x1u
#define MTBDWT_TBCTRL_ACOMP0_SHIFT
#define MTBDWT_TBCTRL_ACOMPO_WIDTH
#define MTBDWT TBCTRL ACOMPO(x)
(((uint32 t)(((uint32 t)(x))<<MTBDWT TBCTRL ACOMPO SHIFT))&MTBDWT TBCTRL
ACOMPO MASK)
#define MTBDWT TBCTRL ACOMP1 MASK
                                                  0 \times 211
#define MTBDWT TBCTRL ACOMP1 SHIFT
                                                  1
#define MTBDWT_TBCTRL_ACOMP1_WIDTH
#define MTBDWT_TBCTRL_ACOMP1(x)
(((uint32 t)(((uint32 t)(x))<<MTBDWT TBCTRL ACOMP1 SHIFT))&MTBDWT TBCTRL
ACOMP1 MASK)
#define MTBDWT TBCTRL NUMCOMP MASK
                                                 0xF0000000u
#define MTBDWT TBCTRL NUMCOMP SHIFT
                                                 28
#define MTBDWT TBCTRL NUMCOMP WIDTH
#define MTBDWT TBCTRL NUMCOMP(x)
(((uint32 t)(((uint32 t)(x))<<MTBDWT TBCTRL NUMCOMP SHIFT))&MTBDWT TBCTRL
NUMCOMP MASK)
/* DEVICECFG Bit Fields */
                                                0xFFFFFFFFu
#define MTBDWT DEVICECFG DEVICECFG MASK
#define MTBDWT DEVICECFG DEVICECFG SHIFT
#define MTBDWT DEVICECFG DEVICECFG WIDTH
                                                 32
```

```
#define MTBDWT DEVICECFG DEVICECFG(x)
(((uint32 t)(((uint32 t)(x))<<MTBDWT DEVICECFG DEVICECFG SHIFT))&MTBDWT D
EVICECFG DEVICECFG MASK)
/* DEVICETYPID Bit Fields */
#define MTBDWT DEVICETYPID DEVICETYPID MASK 0xffffffffu
#define MTBDWT DEVICETYPID DEVICETYPID SHIFT
#define MTBDWT DEVICETYPID DEVICETYPID WIDTH
                                               32
#define MTBDWT DEVICETYPID DEVICETYPID(x)
(((uint32 t)(((uint32 t)(x))<<MTBDWT DEVICETYPID DEVICETYPID SHIFT))&MTBD
WT DEVICETYPID DEVICETYPID MASK)
/* PERIPHID Bit Fields */
#define MTBDWT_PERIPHID_PERIPHID MASK
                                              0xFFFFFFFFu
#define MTBDWT PERIPHID PERIPHID SHIFT
#define MTBDWT PERIPHID PERIPHID WIDTH
#define MTBDWT PERIPHID PERIPHID(x)
(((uint32 t)(((uint32 t)(x))<<MTBDWT PERIPHID PERIPHID SHIFT))&MTBDWT PER
IPHID PERIPHID MASK)
/* COMPID Bit Fields */
#define MTBDWT COMPID COMPID MASK
                                               0xFFFFFFFFu
#define MTBDWT COMPID COMPID SHIFT
#define MTBDWT COMPID COMPID WIDTH
                                               32
#define MTBDWT COMPID COMPID(x)
(((uint32 t)(((uint32 t)(x))<<MTBDWT COMPID COMPID SHIFT))&MTBDWT COMPID
COMPID MASK)
/ * !
* @ }
 */ /* end of group MTBDWT Register Masks */
/* MTBDWT - Peripheral instance base addresses */
/** Peripheral MTBDWT base address */
#define MTBDWT BASE
                                               (0xF0001000u)
/** Peripheral MTBDWT base pointer */
#define MTBDWT
                                                ((MTBDWT Type
*)MTBDWT BASE)
#define MTBDWT BASE PTR
                                                (MTBDWT)
/** Array initializer of MTBDWT peripheral base addresses */
                                               { MTBDWT BASE }
#define MTBDWT BASE ADDRS
/** Array initializer of MTBDWT peripheral base pointers */
#define MTBDWT BASE PTRS
                                               { MTBDWT }
/* ______
   -- MTBDWT - Register accessor macros
---- */
/*!
 * @addtogroup MTBDWT Register Accessor Macros MTBDWT - Register accessor
macros
* @ {
 */
/* MTBDWT - Register instance definitions */
/* MTBDWT */
#define MTBDWT CTRL
                                               MTBDWT CTRL REG (MTBDWT)
#define MTBDWT COMPO
MTBDWT COMP REG (MTBDWT, 0)
```

```
#define MTBDWT MASK0
MTBDWT MASK REG(MTBDWT,0)
#define MTBDWT FCT0
                                                   MTBDWT FCT REG(MTBDWT, 0)
#define MTBDWT_COMP1
MTBDWT COMP REG (MTBDWT, 1)
#define MTBDWT MASK1
MTBDWT MASK REG(MTBDWT, 1)
#define MTBDWT FCT1
                                                   MTBDWT FCT REG (MTBDWT, 1)
#define MTBDWT TBCTRL
MTBDWT TBCTRL REG (MTBDWT)
#define MTBDWT DEVICECFG
MTBDWT DEVICECFG REG (MTBDWT)
#define MTBDWT DEVICETYPID
MTBDWT DEVICETYPID REG(MTBDWT)
#define MTBDWT PERIPHID4
MTBDWT PERIPHID REG(MTBDWT, 0)
#define MTBDWT PERIPHID5
MTBDWT PERIPHID REG(MTBDWT, 1)
#define MTBDWT PERIPHID6
MTBDWT PERIPHID REG (MTBDWT, 2)
#define MTBDWT PERIPHID7
MTBDWT PERIPHID REG (MTBDWT, 3)
#define MTBDWT PERIPHID0
MTBDWT PERIPHID REG (MTBDWT, 4)
#define MTBDWT PERIPHID1
MTBDWT PERIPHID REG (MTBDWT, 5)
#define MTBDWT PERIPHID2
MTBDWT PERIPHID REG (MTBDWT, 6)
#define MTBDWT PERIPHID3
MTBDWT PERIPHID REG (MTBDWT, 7)
#define MTBDWT COMPID0
MTBDWT COMPID REG (MTBDWT, 0)
#define MTBDWT COMPID1
MTBDWT COMPID REG (MTBDWT, 1)
#define MTBDWT COMPID2
MTBDWT COMPID REG (MTBDWT, 2)
#define MTBDWT COMPID3
MTBDWT COMPID REG(MTBDWT, 3)
/* MTBDWT - Register array accessors */
#define MTBDWT COMP(index)
MTBDWT COMP REG(MTBDWT, index)
#define MTBDWT MASK(index)
MTBDWT MASK REG(MTBDWT, index)
#define MTBDWT FCT(index)
MTBDWT FCT REG(MTBDWT, index)
#define MTBDWT PERIPHID(index)
MTBDWT PERIPHID REG(MTBDWT, index)
#define MTBDWT COMPID(index)
MTBDWT COMPID REG(MTBDWT, index)
/*!
 * @ }
 */ /* end of group MTBDWT Register Accessor Macros */
/*!
 * @ }
 */ /* end of group MTBDWT Peripheral Access Layer */
```

```
-- NV Peripheral Access Layer
---- */
 * @addtogroup NV Peripheral Access Layer NV Peripheral Access Layer
 * @ {
 */
/** NV - Register Layout Typedef */
typedef struct {
                                                 /**< Backdoor
 I uint8 t BACKKEY3;
Comparison Key 3., offset: 0x0 */
  __I uint8_t BACKKEY2;
                                                 /**< Backdoor
Comparison Key 2., offset: 0x1 */
 I uint8 t BACKKEY1;
                                                 /**< Backdoor
Comparison Key 1., offset: 0x2 */
  I uint8 t BACKKEY0;
                                                 /**< Backdoor
Comparison Key 0., offset: 0x3 */
                                                 /**< Backdoor
 I uint8 t BACKKEY7;
Comparison Key 7., offset: 0x4 */
  I uint8 t BACKKEY6;
                                                 /**< Backdoor
Comparison Key 6., offset: 0x5 */
 I uint8 t BACKKEY5;
                                                 /**< Backdoor
Comparison Key 5., offset: 0x6 */
 I uint8 t BACKKEY4;
                                                 /**< Backdoor
Comparison Key 4., offset: 0x7 */
   I uint8 t FPROT3;
                                                 /**< Non-volatile P-
Flash Protection 1 - Low Register, offset: 0x8 */
   I uint8 t FPROT2;
                                                 /**< Non-volatile P-
Flash Protection 1 - High Register, offset: 0x9 */
                                                 /**< Non-volatile P-
  I uint8 t FPROT1;
Flash Protection 0 - Low Register, offset: 0xA */
  I uint8 t FPROT0;
                                                 /**< Non-volatile P-
Flash Protection 0 - High Register, offset: 0xB */
                                                 /**< Non-volatile
  __I uint8_t FSEC;
Flash Security Register, offset: 0xC */
                                                 /**< Non-volatile
  I uint8 t FOPT;
Flash Option Register, offset: 0xD */
} NV Type, *NV MemMapPtr;
/* -----
  -- NV - Register accessor macros
---- */
* @addtogroup NV Register Accessor Macros NV - Register accessor macros
 * @ {
 */
/* NV - Register accessors */
#define NV BACKKEY3 REG(base)
                                               ((base) ->BACKKEY3)
#define NV BACKKEY2 REG(base)
                                               ((base) ->BACKKEY2)
#define NV BACKKEY1 REG(base)
                                               ((base) ->BACKKEY1)
```

```
#define NV BACKKEY0 REG(base)
                                                   ((base)->BACKKEY0)
#define NV BACKKEY7 REG(base)
                                                   ((base)->BACKKEY7)
#define NV BACKKEY6 REG(base)
                                                  ((base)->BACKKEY6)
#define NV_BACKKEY5_REG(base)
                                                  ((base)->BACKKEY5)
#define NV BACKKEY4 REG(base)
                                                  ((base)->BACKKEY4)
#define NV FPROT3 REG(base)
                                                  ((base)->FPROT3)
#define NV FPROT2 REG(base)
                                                  ((base) ->FPROT2)
#define NV FPROT1 REG(base)
                                                  ((base) ->FPROT1)
#define NV FPROTO REG(base)
                                                  ((base)->FPROT0)
#define NV FSEC REG(base)
                                                  ((base)->FSEC)
#define NV FOPT REG(base)
                                                  ((base)->FOPT)
/ * !
* @}
*/ /* end of group NV Register Accessor Macros */
  -- NV Register Masks
---- */
/*!
 * @addtogroup NV Register Masks NV Register Masks
* /
/* BACKKEY3 Bit Fields */
#define NV BACKKEY3 KEY MASK
                                                  0xFFu
#define NV BACKKEY3 KEY SHIFT
                                                  \cap
#define NV BACKKEY3 KEY WIDTH
#define NV BACKKEY3 KEY(x)
(((uint8 t)(((uint8 t)(x)) << NV BACKKEY3 KEY SHIFT)) &NV BACKKEY3 KEY MASK)
/* BACKKEY2 Bit Fields */
#define NV BACKKEY2 KEY MASK
                                                  0xFFu
#define NV_BACKKEY2_KEY_SHIFT
#define NV_BACKKEY2_KEY_WIDTH
#define NV BACKKEY2 KEY(x)
(((uint8 t)(((uint8 t)(x)) << NV BACKKEY2 KEY SHIFT)) &NV BACKKEY2 KEY MASK)
/* BACKKEY1 Bit Fields */
#define NV BACKKEY1 KEY MASK
                                                  0xFFu
#define NV BACKKEY1 KEY SHIFT
#define NV BACKKEY1 KEY WIDTH
                                                  8
#define NV BACKKEY1 KEY(x)
(((uint8_t)(((uint8_t)(x)) << NV_BACKKEY1_KEY_SHIFT))&NV_BACKKEY1_KEY_MASK)
/* BACKKEYO Bit Fields */
#define NV BACKKEYO KEY MASK
                                                  0xFFu
#define NV BACKKEYO KEY SHIFT
                                                  \cap
#define NV BACKKEY0 KEY WIDTH
                                                  8
#define NV BACKKEY0 KEY(x)
(((uint8 t)(((uint8 t)(x)) << NV BACKKEYO KEY SHIFT)) &NV BACKKEYO KEY MASK)
/* BACKKEY7 Bit Fields */
#define NV_BACKKEY7_KEY_MASK
                                                  0xFFu
#define NV_BACKKEY7_KEY_SHIFT
                                                  0
#define NV BACKKEY7_KEY_WIDTH
#define NV BACKKEY7 KEY(x)
(((uint8 t)(((uint8 t)(x)) << NV BACKKEY7 KEY SHIFT)) &NV BACKKEY7 KEY MASK)
/* BACKKEY6 Bit Fields */
#define NV BACKKEY6 KEY MASK
                                                  0×FF11
```

```
#define NV BACKKEY6 KEY SHIFT
                                                  0
#define NV BACKKEY6 KEY WIDTH
#define NV BACKKEY6_KEY(x)
(((uint8_t)(((uint8_t)(x))<<NV_BACKKEY6_KEY_SHIFT))&NV_BACKKEY6_KEY_MASK)
/* BACKKEY5 Bit Fields */
#define NV BACKKEY5 KEY MASK
                                                   0×FF11
#define NV BACKKEY5 KEY SHIFT
                                                   0
#define NV BACKKEY5 KEY WIDTH
                                                   8
#define NV BACKKEY5 KEY(x)
(((uint8 t)(((uint8 t)(x))<<NV BACKKEY5 KEY SHIFT))&NV_BACKKEY5_KEY_MASK)
/* BACKKEY4 Bit Fields */
#define NV_BACKKEY4_KEY_MASK
                                                   0xFFu
#define NV BACKKEY4 KEY SHIFT
                                                   0
                                                   8
#define NV BACKKEY4 KEY WIDTH
#define NV BACKKEY4 KEY(x)
(((uint8 t)(((uint8 t)(x)) << NV BACKKEY4 KEY SHIFT)) &NV BACKKEY4 KEY MASK)
/* FPROT3 Bit Fields */
#define NV FPROT3 PROT MASK
                                                   0xFFu
#define NV FPROT3 PROT SHIFT
                                                   0
#define NV FPROT3 PROT WIDTH
                                                   8
#define NV FPROT3 PROT(x)
(((uint8 t)(((uint8 t)(x)) << NV FPROT3 PROT SHIFT)) &NV FPROT3 PROT MASK)
/* FPROT2 Bit Fields */
#define NV FPROT2 PROT MASK
                                                   0xFFu
#define NV FPROT2 PROT SHIFT
                                                   0
#define NV FPROT2 PROT WIDTH
                                                   8
#define NV FPROT2 PROT(x)
(((uint8 t)(((uint8 t)(x))<<NV FPROT2 PROT SHIFT))&NV FPROT2 PROT MASK)
/* FPROT1 Bit Fields */
#define NV FPROT1 PROT MASK
                                                   0xFFu
#define NV FPROT1 PROT SHIFT
                                                   \cap
#define NV FPROT1 PROT WIDTH
                                                   8
#define NV FPROT1 PROT(x)
(((uint8_t)(((uint8_t)(x)) << NV_FPROT1_PROT_SHIFT))&NV FPROT1 PROT MASK)
/* FPROTO Bit Fields */
#define NV_FPROT0_PROT MASK
                                                   0xFFu
#define NV_FPROT0_PROT_SHIFT
#define NV_FPROT0_PROT_WIDTH
#define NV FPROTO PROT(x)
(((uint8 t)(((uint8 t)(x)) << NV FPROTO PROT SHIFT))&NV FPROTO PROT MASK)
/* FSEC Bit Fields */
#define NV FSEC SEC MASK
                                                   0x3u
#define NV FSEC SEC SHIFT
                                                   0
#define NV FSEC SEC WIDTH
                                                   2
#define NV FSEC SEC(x)
(((uint8 t)(((uint8 t)(x)) << NV FSEC SEC SHIFT)) &NV FSEC SEC MASK)
#define NV FSEC FSLACC MASK
                                                  0xCu
                                                   2
#define NV FSEC FSLACC SHIFT
#define NV FSEC FSLACC WIDTH
#define NV FSEC FSLACC(x)
(((uint8 t)(((uint8 t)(x)) << NV FSEC FSLACC SHIFT))&NV FSEC FSLACC MASK)
#define NV FSEC MEEN MASK
                                                  0x30u
#define NV_FSEC_MEEN_SHIFT
                                                   4
#define NV_FSEC_MEEN_WIDTH
#define NV FSEC MEEN(x)
(((uint8 t)(((uint8 t)(x)) < NV FSEC MEEN SHIFT)) &NV FSEC MEEN MASK)
#define NV FSEC KEYEN MASK
                                                  0xC0u
#define NV FSEC KEYEN SHIFT
                                                   6
#define NV FSEC KEYEN WIDTH
                                                   2
```

```
#define NV FSEC KEYEN(x)
(((uint8 t)(((uint8 t)(x)) << NV FSEC KEYEN SHIFT))&NV FSEC KEYEN MASK)
/* FOPT Bit Fields */
#define NV_FOPT_LPBOOT0_MASK
                                                0x1u
#define NV FOPT LPBOOTO SHIFT
                                                0
#define NV FOPT LPBOOTO WIDTH
#define NV FOPT LPBOOT0(x)
(((uint8 t)(((uint8 t)(x))<<NV FOPT LPBOOTO SHIFT))&NV FOPT LPBOOTO MASK)
#define NV FOPT NMI DIS MASK
                                                0 \times 4 u
#define NV FOPT NMI DIS SHIFT
#define NV FOPT NMI DIS WIDTH
                                                1
#define NV FOPT NMI DIS(x)
(((uint8 t)(((uint8 t)(x)) << NV FOPT NMI DIS SHIFT)) &NV FOPT NMI DIS MASK)
#define NV FOPT RESET PIN CFG MASK
                                    0x8u
#define NV FOPT RESET PIN CFG SHIFT
                                                3
#define NV FOPT RESET PIN CFG WIDTH
#define NV FOPT RESET PIN CFG(x)
(((uint8 t) (((uint8 t) (x)) << NV FOPT RESET PIN CFG SHIFT)) &NV FOPT RESET P
IN CFG MASK)
#define NV FOPT LPBOOT1 MASK
                                                0x10u
#define NV_FOPT_LPBOOT1_SHIFT
#define NV FOPT LPBOOT1 WIDTH
#define NV FOPT LPBOOT1(x)
(((uint8 t)(((uint8 t)(x))<<NV FOPT LPBOOT1 SHIFT))&NV_FOPT_LPBOOT1_MASK)</pre>
#define NV FOPT FAST INIT MASK
                                                0x20u
#define NV FOPT FAST INIT SHIFT
#define NV FOPT FAST INIT WIDTH
                                                1
#define NV FOPT FAST INIT(x)
(((uint8 t)(((uint8 t)(x)) < NV FOPT FAST INIT SHIFT)) &NV FOPT FAST INIT M
ASK)
/*!
* @ }
 */ /* end of group NV Register Masks */
/* NV - Peripheral instance base addresses */
/** Peripheral FTFA_FlashConfig base address */
#define FTFA FlashConfig BASE
                                                (0x400u)
/** Peripheral FTFA FlashConfig base pointer */
#define FTFA FlashConfig
                                                ((NV Type
*)FTFA FlashConfig BASE)
#define FTFA FlashConfig BASE PTR
                                                (FTFA FlashConfig)
/** Array initializer of NV peripheral base addresses */
#define NV BASE ADDRS
                                                { FTFA FlashConfig BASE
/** Array initializer of NV peripheral base pointers */
                                               { FTFA FlashConfig }
#define NV BASE PTRS
/* -----
  -- NV - Register accessor macros
---- */
/*!
 * @addtogroup NV Register Accessor Macros NV - Register accessor macros
 * @ {
 */
```

```
/* NV - Register instance definitions */
/* FTFA FlashConfig */
#define NV BACKKEY3
NV BACKKEY3 REG(FTFA FlashConfig)
#define NV BACKKEY2
NV BACKKEY2 REG(FTFA FlashConfig)
#define NV BACKKEY1
NV BACKKEY1 REG(FTFA FlashConfig)
#define NV BACKKEY0
NV BACKKEYO REG(FTFA FlashConfig)
#define NV_BACKKEY7
NV BACKKEY7 REG(FTFA FlashConfig)
#define NV BACKKEY6
NV BACKKEY6 REG(FTFA FlashConfig)
#define NV BACKKEY5
NV BACKKEY5 REG(FTFA FlashConfig)
#define NV BACKKEY4
NV BACKKEY4 REG(FTFA FlashConfig)
#define NV FPROT3
NV FPROT3 REG(FTFA FlashConfig)
#define NV FPROT2
NV FPROT2 REG(FTFA FlashConfig)
#define NV FPROT1
NV FPROT1 REG(FTFA FlashConfig)
#define NV FPROTO
NV FPROTO REG(FTFA FlashConfig)
#define NV FSEC
NV FSEC REG(FTFA FlashConfig)
#define NV FOPT
NV FOPT REG (FTFA FlashConfig)
/*!
 */ /* end of group NV Register Accessor Macros */
/*!
 * @ }
 */ /* end of group NV Peripheral Access Layer */
   -- OSC Peripheral Access Layer
---- */
/*!
 * @addtogroup OSC Peripheral Access Layer OSC Peripheral Access Layer
 * @ {
 */
/** OSC - Register Layout Typedef */
typedef struct {
 IO uint8 t CR;
                                                    /**< OSC Control
Register, offset: 0x0 */
} OSC Type, *OSC MemMapPtr;
```

```
-- OSC - Register accessor macros
---- */
/*!
 * @addtogroup OSC Register Accessor Macros OSC - Register accessor
macros
* @ {
 */
/* OSC - Register accessors */
#define OSC CR REG(base)
                                                    ((base) ->CR)
/*!
* @ }
 ^{*}/ /* end of group OSC Register Accessor Macros ^{*}/
   -- OSC Register Masks
---- */
/*!
 * @addtogroup OSC Register Masks OSC Register Masks
 * @ {
 */
/* CR Bit Fields */
#define OSC CR SC16P MASK
                                                    0x1u
#define OSC CR SC16P SHIFT
#define OSC_CR_SC16P_WIDTH
#define OSC_CR_SC16P(x)
(((uint8_t)(((uint8_t)(x)) << OSC_CR_SC16P_SHIFT)) &OSC_CR_SC16P_MASK)
#define OSC_CR_SC8P_MASK
                                                   0x2u
#define OSC CR SC8P SHIFT
                                                    1
#define OSC CR SC8P WIDTH
#define OSC CR SC8P(x)
(((uint8 t) (((uint8 t) (x)) <<OSC CR SC8P SHIFT)) &OSC CR SC8P MASK)
#define OSC_CR_SC4P_MASK
#define OSC_CR_SC4P_SHIFT
                                                    0x4u
                                                    2
#define OSC_CR_SC4P_WIDTH
                                                    1
\#define OSC CR SC4P(x)
(((uint8 t)(((uint8 t)(x)) << OSC CR SC4P SHIFT)) &OSC CR SC4P MASK)
#define OSC CR SC2P MASK
                                                    0x8u
#define OSC CR SC2P SHIFT
                                                    3
#define OSC CR SC2P WIDTH
#define OSC CR SC2P(x)
(((uint8 t) (((uint8 t) (x)) << OSC CR SC2P SHIFT)) &OSC CR SC2P MASK)
#define OSC_CR_EREFSTEN_MASK
                                                   0x20u
#define OSC_CR_EREFSTEN_SHIFT
                                                    5
#define OSC_CR_EREFSTEN_WIDTH
#define OSC CR EREFSTEN(x)
(((uint8 t)(((uint8 t)(x)) << OSC CR EREFSTEN SHIFT)) &OSC CR EREFSTEN MASK)
#define OSC CR ERCLKEN MASK
                                                   0x80u
#define OSC CR ERCLKEN SHIFT
                                                    7
```

```
#define OSC CR ERCLKEN WIDTH
                                           1
#define OSC CR ERCLKEN(x)
 (((uint8\_t)(((uint8\_t)(x)) << OSC\_CR\_ERCLKEN\_SHIFT)) \& OSC\_CR\_ERCLKEN \ MASK) \\
/*!
* @}
*/ /* end of group OSC Register Masks */
/* OSC - Peripheral instance base addresses */
/** Peripheral OSCO base address */
#define OSC0 BASE
                                          (0x40065000u)
/** Peripheral OSCO base pointer */
#define OSC0
                                           ((OSC Type *)OSC0 BASE)
#define OSCO BASE PTR
                                           (OSCO)
/** Array initializer of OSC peripheral base addresses */
#define OSC BASE ADDRS
                                          { OSCO BASE }
/** Array initializer of OSC peripheral base pointers */
#define OSC BASE PTRS
                                          { OSCO }
/* -----
  -- OSC - Register accessor macros
---- */
* @addtogroup OSC Register Accessor Macros OSC - Register accessor
macros
* @ {
*/
/* OSC - Register instance definitions */
/* OSCO */
                                           OSC CR REG(OSCO)
#define OSC0 CR
/*!
* @ }
^{*}/ /* end of group OSC Register Accessor Macros ^{*}/
/*!
* @}
 */ /* end of group OSC Peripheral Access Layer */
/* -----
  -- PIT Peripheral Access Layer
  ______
----- */
/*!
 * @addtogroup PIT Peripheral Access Layer PIT Peripheral Access Layer
* @ {
*/
/** PIT - Register Layout Typedef */
typedef struct {
```

```
__IO uint32_t MCR;
                                                /**< PIT Module
Control Register, offset: 0x0 */
      uint8_t RESERVED_0[220];
   I uint3\overline{2}t LTMR64H;
                                                /**< PIT Upper
Lifetime Timer Register, offset: 0xE0 */
  I uint32 t LTMR64L;
                                                /**< PIT Lower
Lifetime Timer Register, offset: 0xE4 */
      uint8 t RESERVED 1[24];
 struct {
                                                /* offset: 0x100,
array step: 0x10 */
   __IO uint32_t LDVAL;
                                                  /**< Timer Load
Value Register, array offset: 0x100, array step: 0x10 */
    __I uint32_t CVAL;
                                                  /**< Current Timer
Value Register, array offset: 0x104, array step: 0x10 */
    IO uint32 t TCTRL;
                                                  /**< Timer Control
Register, array offset: 0x108, array step: 0x10 */
    IO uint32 t TFLG;
                                                  /**< Timer Flag
Register, array offset: 0x10C, array step: 0x10 */
 } CHANNEL[2];
} PIT Type, *PIT MemMapPtr;
/* -----
  -- PIT - Register accessor macros
---- */
/*!
 * @addtogroup PIT Register Accessor Macros PIT - Register accessor
macros
* @ {
 */
/* PIT - Register accessors */
#define PIT MCR REG(base)
                                               ((base)->MCR)
#define PIT_LTMR64H_REG(base)
                                               ((base)->LTMR64H)
#define PIT_LTMR64L_REG(base)
                                               ((base)->LTMR64L)
#define PIT LDVAL REG(base,index)
                                              ((base)-
>CHANNEL[index].LDVAL)
#define PIT LDVAL COUNT
#define PIT CVAL REG(base,index)
                                              ((base) -
>CHANNEL[index].CVAL)
#define PIT_CVAL_COUNT
#define PIT_TCTRL_REG(base,index)
                                              ((base) -
>CHANNEL[index].TCTRL)
#define PIT_TCTRL_COUNT
#define PIT TFLG REG(base,index)
                                              ((base)-
>CHANNEL[index].TFLG)
#define PIT TFLG COUNT
/*!
 */ /* end of group PIT Register Accessor Macros */
/* -----
```

-- PIT Register Masks

```
* @addtogroup PIT Register Masks PIT Register Masks
 * @ {
 */
/* MCR Bit Fields */
#define PIT MCR FRZ MASK
                                                   0x1u
#define PIT MCR FRZ SHIFT
                                                   \cap
#define PIT_MCR_FRZ_WIDTH
#define PIT MCR FRZ(x)
(((uint32 t)(((uint32 t)(x))<<PIT MCR FRZ SHIFT))&PIT MCR FRZ MASK)
#define PIT MCR MDIS MASK
                                                   0x2u
#define PIT MCR MDIS SHIFT
                                                   1
#define PIT MCR MDIS WIDTH
#define PIT MCR MDIS(x)
(((uint32 t)(((uint32 t)(x))<<PIT MCR MDIS SHIFT))&PIT MCR MDIS MASK)
/* LTMR64H Bit Fields */
#define PIT LTMR64H LTH MASK
                                                   0xFFFFFFFFu
#define PIT LTMR64H LTH SHIFT
                                                   \cap
                                                   32
#define PIT LTMR64H LTH WIDTH
#define PIT LTMR64H LTH(x)
(((uint32 t)(((uint32 t)(x))<<PIT LTMR64H LTH SHIFT))&PIT LTMR64H LTH MAS
/* LTMR64L Bit Fields */
#define PIT LTMR64L LTL MASK
                                                   0xFFFFFFFu
#define PIT LTMR64L LTL SHIFT
#define PIT LTMR64L LTL WIDTH
#define PIT_LTMR64L_LTL(x)
(((uint32 t)(((uint32 t)(x))<<PIT LTMR64L LTL SHIFT))&PIT LTMR64L LTL MAS
K)
/* LDVAL Bit Fields */
#define PIT LDVAL TSV MASK
                                                   0xFFFFFFFFu
#define PIT LDVAL TSV SHIFT
                                                   \cap
#define PIT_LDVAL_TSV_WIDTH
                                                   32
#define PIT_LDVAL_TSV(x)
(((uint32 t)(((uint32 t)(x)) << PIT LDVAL TSV SHIFT))&PIT LDVAL TSV MASK)
/* CVAL Bit Fields */
#define PIT CVAL TVL MASK
                                                   0xFFFFFFFu
#define PIT CVAL TVL SHIFT
                                                   0
#define PIT CVAL TVL WIDTH
                                                   32
#define PIT CVAL TVL(x)
(((uint32 t)(((uint32 t)(x))<<PIT CVAL TVL SHIFT))&PIT CVAL TVL MASK)
/* TCTRL Bit Fields */
#define PIT TCTRL TEN MASK
                                                   0x1u
#define PIT TCTRL TEN SHIFT
                                                   \cap
#define PIT TCTRL TEN WIDTH
#define PIT TCTRL TEN(x)
(((uint32 t)(((uint32 t)(x)) << PIT TCTRL TEN SHIFT))&PIT TCTRL TEN MASK)
#define PIT TCTRL TIE MASK
                                                   0x2u
#define PIT_TCTRL_TIE_SHIFT #define PIT_TCTRL_TIE_WIDTH
                                                   1
#define PIT_TCTRL_TIE(x)
(((uint32 t)(((uint32 t)(x)) << PIT TCTRL TIE SHIFT))&PIT TCTRL TIE MASK)
#define PIT TCTRL CHN MASK
                                                   0x4u
#define PIT TCTRL CHN SHIFT
#define PIT TCTRL CHN WIDTH
                                                   1
```

```
#define PIT TCTRL CHN(x)
(((uint32 t)(((uint32 t)(x)) << PIT TCTRL CHN SHIFT))&PIT TCTRL CHN MASK)
/* TFLG Bit Fields */
#define PIT_TFLG_TIF_MASK
                                                0x1u
#define PIT TFLG TIF SHIFT
                                                0
#define PIT TFLG TIF WIDTH
                                                1
#define PIT TFLG TIF(x)
(((uint32 t)(((uint32 t)(x))<<PIT TFLG TIF SHIFT))&PIT TFLG TIF MASK)
/*!
* @}
 */ /* end of group PIT Register Masks */
/* PIT - Peripheral instance base addresses */
/** Peripheral PIT base address */
#define PIT BASE
                                                 (0x40037000u)
/** Peripheral PIT base pointer */
                                                 ((PIT Type *)PIT_BASE)
#define PIT
#define PIT BASE PTR
                                                 (PIT)
/** Array initializer of PIT peripheral base addresses */
#define PIT BASE ADDRS
                                                { PIT BASE }
/** Array initializer of PIT peripheral base pointers */
#define PIT BASE PTRS
_____
   -- PIT - Register accessor macros
  ______
---- */
/ * !
 * @addtogroup PIT Register Accessor Macros PIT - Register accessor
macros
* @ {
 */
/* PIT - Register instance definitions */
/* PIT */
#define PIT MCR
                                                PIT MCR REG(PIT)
#define PIT LTMR64H
                                                PIT LTMR64H REG(PIT)
#define PIT LTMR64L
                                                PIT LTMR64L REG(PIT)
#define PIT LDVALO
                                                PIT LDVAL REG(PIT, 0)
#define PIT CVAL0
                                                PIT CVAL_REG(PIT, 0)
#define PIT_TCTRL0
                                                PIT_TCTRL_REG(PIT,0)
#define PIT TFLG0
                                                PIT TFLG REG(PIT, 0)
                                                PIT LDVAL REG(PIT, 1)
#define PIT LDVAL1
#define PIT CVAL1
                                                PIT CVAL REG(PIT, 1)
#define PIT TCTRL1
                                                PIT TCTRL REG(PIT, 1)
#define PIT TFLG1
                                                PIT TFLG_REG(PIT, 1)
/* PIT - Register array accessors */
#define PIT_LDVAL(index)
                                                PIT LDVAL REG(PIT, index)
#define PIT CVAL(index)
                                                PIT CVAL REG(PIT, index)
#define PIT TCTRL(index)
                                                PIT TCTRL REG(PIT, index)
                                                PIT TFLG REG(PIT, index)
#define PIT TFLG(index)
/*!
* @ }
```

```
*/ /* end of group PIT Register Accessor Macros */
/*!
* @ }
*/ /* end of group PIT Peripheral Access Layer */
/* -----
  -- PMC Peripheral Access Layer
  ______
---- */
/*!
* @addtogroup PMC Peripheral Access Layer PMC Peripheral Access Layer
* @ {
*/
/** PMC - Register Layout Typedef */
typedef struct {
 IO uint8 t LVDSC1;
                                        /**< Low Voltage
Detect Status And Control 1 register, offset: 0x0 */
                                        /**< Low Voltage
 IO uint8 t LVDSC2;
Detect Status And Control 2 register, offset: 0x1 */
                                       /**< Regulator Status
 IO uint8 t REGSC;
And Control register, offset: 0x2 */
} PMC_Type, *PMC_MemMapPtr;
_____
  -- PMC - Register accessor macros
  -----
---- */
* @addtogroup PMC Register Accessor Macros PMC - Register accessor
macros
* @ {
*/
/* PMC - Register accessors */
#define PMC_LVDSC1_REG(base)
#define PMC_LVDSC2_REG(base)
                                      ((base)->LVDSC1)
                                      ((base)->LVDSC2)
#define PMC_REGSC_REG(base)
                                      ((base)->REGSC)
/*!
* @ }
*/ /* end of group PMC Register Accessor Macros */
/* -----
  -- PMC Register Masks
  ______
---- */
* @addtogroup PMC Register Masks PMC Register Masks
```

```
* @ {
 */
/* LVDSC1 Bit Fields */
#define PMC LVDSC1 LVDV MASK
                                                  0x3u
#define PMC LVDSC1 LVDV SHIFT
                                                   0
#define PMC LVDSC1 LVDV WIDTH
                                                   2
#define PMC LVDSC1 LVDV(x)
(((uint8_t)(((uint8_t)(x))<<PMC LVDSC1 LVDV SHIFT))&PMC LVDSC1 LVDV MASK)
#define PMC LVDSC1 LVDRE MASK
                                                   0x10u
#define PMC LVDSC1 LVDRE SHIFT
#define PMC_LVDSC1_LVDRE_WIDTH
                                                   1
#define PMC LVDSC1 LVDRE(x)
(((uint8 t)(((uint8 t)(x)) << PMC LVDSC1 LVDRE SHIFT)) & PMC LVDSC1 LVDRE MAS
K)
#define PMC LVDSC1 LVDIE MASK
                                                   0x20u
#define PMC LVDSC1 LVDIE SHIFT
                                                   5
#define PMC LVDSC1_LVDIE_WIDTH
                                                   1
#define PMC LVDSC1 LVDIE(x)
(((uint8 t)(((uint8 t)(x)) << PMC LVDSC1 LVDIE SHIFT)) & PMC LVDSC1 LVDIE MAS
K)
#define PMC LVDSC1 LVDACK MASK
                                                   0x40u
#define PMC LVDSC1 LVDACK SHIFT
                                                   6
#define PMC LVDSC1 LVDACK WIDTH
                                                   1
#define PMC LVDSC1 LVDACK(x)
(((uint8 t) (((uint8 t)(x)) << PMC LVDSC1 LVDACK SHIFT)) & PMC LVDSC1 LVDACK M
ASK)
#define PMC LVDSC1 LVDF MASK
                                                   0x80u
#define PMC_LVDSC1_LVDF_SHIFT
                                                   7
#define PMC_LVDSC1_LVDF_WIDTH
#define PMC LVDSC1 LVDF(x)
(((uint8 t)(((uint8 t)(x)) << PMC LVDSC1 LVDF SHIFT)) & PMC LVDSC1 LVDF MASK)
/* LVDSC2 Bit Fields */
#define PMC LVDSC2 LVWV MASK
                                                   0x3u
#define PMC LVDSC2 LVWV SHIFT
                                                   \cap
#define PMC LVDSC2 LVWV WIDTH
#define PMC LVDSC2 LVWV(x)
(((uint8_t)(((uint8_t)(x))<<PMC_LVDSC2_LVWV_SHIFT))&PMC_LVDSC2_LVWV_MASK)</pre>
#define PMC LVDSC2 LVWIE MASK
                                                  0x20u
                                                   5
#define PMC LVDSC2 LVWIE SHIFT
#define PMC LVDSC2 LVWIE WIDTH
                                                   1
#define PMC LVDSC2 LVWIE(x)
(((uint8 t) (((uint8 t) (x)) << PMC LVDSC2 LVWIE SHIFT)) & PMC LVDSC2 LVWIE MAS
K)
#define PMC LVDSC2 LVWACK MASK
                                                   0x40u
#define PMC_LVDSC2_LVWACK_SHIFT
                                                   6
#define PMC_LVDSC2_LVWACK_WIDTH
#define PMC LVDSC2 LVWACK(x)
(((uint8 t)(((uint8 t)(x))<<PMC LVDSC2 LVWACK SHIFT))&PMC LVDSC2 LVWACK M
ASK)
#define PMC LVDSC2 LVWF MASK
                                                   0x80u
#define PMC LVDSC2 LVWF SHIFT
                                                   7
#define PMC_LVDSC2_LVWF_WIDTH
                                                   1
#define PMC_LVDSC2_LVWF(x)
(((uint8 t)(((uint8 t)(x)) << PMC LVDSC2 LVWF SHIFT)) & PMC LVDSC2 LVWF MASK)
/* REGSC Bit Fields */
#define PMC REGSC BGBE MASK
                                                   0x1u
#define PMC REGSC BGBE SHIFT
                                                   0
#define PMC REGSC BGBE WIDTH
                                                   1
```

```
#define PMC REGSC BGBE(x)
(((uint8 t) (((uint8 t) (x)) << PMC REGSC BGBE SHIFT)) & PMC REGSC BGBE MASK)
#define PMC_REGSC_REGONS_MASK
                                               0x4u
#define PMC_REGSC_REGONS_SHIFT
#define PMC REGSC REGONS WIDTH
#define PMC REGSC REGONS(x)
(((uint8 t)(((uint8 t)(x)) << PMC REGSC REGONS SHIFT)) & PMC REGSC REGONS MAS
#define PMC REGSC ACKISO MASK
                                               0x8u
#define PMC REGSC ACKISO SHIFT
                                               3
#define PMC_REGSC_ACKISO_WIDTH
#define PMC_REGSC_ACKISO(x)
                                               1
(((uint8 t)(((uint8 t)(x))<<PMC REGSC ACKISO SHIFT))&PMC REGSC ACKISO MAS
K)
#define PMC REGSC BGEN MASK
                                               0x10u
#define PMC REGSC BGEN SHIFT
                                               4
#define PMC REGSC BGEN WIDTH
#define PMC REGSC BGEN(x)
(((uint8 t) (((uint8 t) (x)) << PMC REGSC BGEN SHIFT)) & PMC REGSC BGEN MASK)
/*!
* @ }
*/ /* end of group PMC Register Masks */
/* PMC - Peripheral instance base addresses */
/** Peripheral PMC base address */
#define PMC BASE
                                               (0x4007D000u)
/** Peripheral PMC base pointer */
#define PMC
                                               ((PMC Type *)PMC BASE)
#define PMC BASE PTR
                                               (PMC)
/** Array initializer of PMC peripheral base addresses */
#define PMC BASE ADDRS
                                              { PMC BASE }
/** Array initializer of PMC peripheral base pointers */
#define PMC BASE PTRS
                                               { PMC }
/* -----
  -- PMC - Register accessor macros
  _______
---- */
/*!
* @addtogroup PMC Register Accessor Macros PMC - Register accessor
macros
* @ {
*/
/* PMC - Register instance definitions */
/* PMC */
#define PMC LVDSC1
                                               PMC LVDSC1 REG(PMC)
                                               PMC LVDSC2 REG (PMC)
#define PMC LVDSC2
#define PMC REGSC
                                               PMC REGSC REG(PMC)
/ * !
* @ }
 */ /* end of group PMC Register Accessor Macros */
```

```
/*!
* @}
*/ /* end of group PMC Peripheral Access Layer */
/* -----
_____
  -- PORT Peripheral Access Layer
_____ */
/*!
* @addtogroup PORT Peripheral Access Layer PORT Peripheral Access Layer
* @ {
/** PORT - Register Layout Typedef */
typedef struct {
  IO uint32 t PCR[32];
                                         /**< Pin Control
Register n, array offset: 0x0, array step: 0x4 */
  O uint32 t GPCLR;
                                         /**< Global Pin
Control Low Register, offset: 0x80 */
 O uint32 t GPCHR;
                                         /**< Global Pin
Control High Register, offset: 0x84 */
     uint8 t RESERVED 0[24];
  IO uint3\overline{2} t ISFR;
                                        /**< Interrupt Status
Flag Register, offset: 0xA0 */
} PORT_Type, *PORT_MemMapPtr;
/* -----
_____
  -- PORT - Register accessor macros
  -----
---- */
* @addtogroup PORT Register Accessor Macros PORT - Register accessor
macros
* @ {
*/
/* PORT - Register accessors */
#define PORT_PCR_REG(base,index)
#define PORT_PCR_COUNT
                                       ((base) -> PCR[index])
                                       32
#define PORT_GPCLR_REG(base)
                                       ((base)->GPCLR)
#define PORT_GPCHR_REG(base)
                                       ((base)->GPCHR)
#define PORT ISFR REG(base)
                                       ((base)->ISFR)
/ * !
* @ }
*/ /* end of group PORT Register Accessor Macros */
/* -----
  -- PORT Register Masks
  ______
---- */
```

```
/*!
 * @addtogroup PORT Register Masks PORT Register Masks
 */
/* PCR Bit Fields */
#define PORT PCR PS MASK
                                                   0x1u
#define PORT PCR PS SHIFT
                                                   0
#define PORT PCR PS WIDTH
                                                   1
#define PORT PCR PS(x)
(((uint32 t) (((uint32 t) (x)) << PORT PCR PS SHIFT)) & PORT PCR PS MASK)
#define PORT PCR PE MASK
                                                   0x2u
#define PORT PCR PE SHIFT
                                                   1
                                                   1
#define PORT PCR PE WIDTH
#define PORT PCR PE(x)
(((uint32 t)(((uint32 t)(x))<<PORT PCR PE SHIFT))&PORT PCR PE MASK)
#define PORT PCR SRE MASK
                                                   0 \times 4 u
#define PORT PCR SRE SHIFT
                                                   2
#define PORT PCR SRE WIDTH
#define PORT PCR SRE(x)
(((uint32 t)(((uint32 t)(x))<<PORT PCR SRE SHIFT))&PORT PCR SRE MASK)
#define PORT PCR PFE MASK
                                                   0x10u
#define PORT PCR PFE SHIFT
                                                   4
#define PORT PCR PFE WIDTH
                                                   1
#define PORT PCR PFE(x)
(((uint32 t) (((uint32 t) (x)) << PORT PCR PFE SHIFT)) & PORT PCR PFE MASK)
#define PORT PCR DSE MASK
                                                   0x40u
#define PORT PCR DSE SHIFT
                                                   6
#define PORT PCR DSE WIDTH
                                                   1
#define PORT PCR DSE(x)
(((uint32 t) (((uint32 t)(x)) << PORT PCR DSE SHIFT)) & PORT PCR DSE MASK)
#define PORT PCR MUX MASK
                                                   0x700u
#define PORT PCR MUX SHIFT
                                                   8
#define PORT PCR MUX WIDTH
#define PORT PCR MUX(x)
(((uint32 t)(((uint32 t)(x))<<PORT PCR MUX SHIFT))&PORT PCR MUX MASK)
#define PORT PCR IRQC MASK
                                                   0xF0000u
#define PORT_PCR_IRQC_SHIFT
                                                   16
#define PORT_PCR_IRQC_WIDTH
                                                   4
#define PORT PCR IRQC(x)
(((uint32 t) (((uint32 t)(x)) << PORT PCR IRQC SHIFT)) & PORT PCR IRQC MASK)
#define PORT PCR ISF MASK
                                                   0x1000000u
#define PORT PCR ISF SHIFT
                                                   2.4
#define PORT PCR ISF WIDTH
                                                   1
#define PORT PCR ISF(x)
(((uint32_t)(((uint32_t)(x))<<PORT_PCR_ISF_SHIFT))&PORT_PCR_ISF_MASK)</pre>
/* GPCLR Bit Fields */
#define PORT GPCLR GPWD MASK
                                                   0xFFFFu
#define PORT GPCLR GPWD SHIFT
                                                   \cap
#define PORT GPCLR GPWD WIDTH
                                                   16
#define PORT GPCLR GPWD(x)
(((uint32 t)(((uint32 t)(x)) << PORT GPCLR GPWD SHIFT)) & PORT GPCLR GPWD MAS
K)
#define PORT GPCLR GPWE MASK
                                                   0xFFFF0000u
#define PORT GPCLR GPWE SHIFT
                                                   16
#define PORT GPCLR GPWE WIDTH
                                                   16
#define PORT GPCLR GPWE(x)
(((uint32 t)(((uint32 t)(x))<<PORT GPCLR GPWE SHIFT))&PORT GPCLR GPWE MAS
K)
/* GPCHR Bit Fields */
```

```
#define PORT GPCHR GPWD MASK
                                                   0xFFFFu
#define PORT GPCHR GPWD SHIFT
#define PORT_GPCHR_GPWD_WIDTH
                                                   16
#define PORT_GPCHR_GPWD(x)
(((uint32 t)(((uint32 t)(x))<<PORT GPCHR GPWD SHIFT))&PORT GPCHR GPWD MAS
                                                   0xFFFF0000u
#define PORT GPCHR GPWE MASK
#define PORT GPCHR GPWE SHIFT
                                                   16
#define PORT GPCHR GPWE WIDTH
                                                   16
#define PORT GPCHR GPWE(x)
(((uint32 t) (((uint32 t)(x)) << PORT GPCHR GPWE SHIFT)) & PORT GPCHR GPWE MAS
K)
/* ISFR Bit Fields */
#define PORT ISFR ISF MASK
                                                   0xFFFFFFFFu
#define PORT ISFR ISF SHIFT
                                                   \cap
#define PORT ISFR ISF WIDTH
                                                   32
#define PORT ISFR ISF(x)
(((uint32 t) (((uint32 t)(x)) << PORT ISFR ISF SHIFT)) & PORT ISFR ISF MASK)
/*!
 * (a)
*/ /* end of group PORT Register Masks */
/* PORT - Peripheral instance base addresses */
/** Peripheral PORTA base address */
#define PORTA BASE
                                                   (0x40049000u)
/** Peripheral PORTA base pointer */
#define PORTA
                                                   ((PORT Type
*) PORTA BASE)
#define PORTA BASE PTR
                                                   (PORTA)
/** Peripheral PORTB base address */
#define PORTB BASE
                                                   (0x4004A000u)
/** Peripheral PORTB base pointer */
#define PORTB
                                                   ((PORT Type
*) PORTB BASE)
#define PORTB BASE PTR
                                                   (PORTB)
/** Peripheral PORTC base address */
#define PORTC BASE
                                                   (0x4004B000u)
/** Peripheral PORTC base pointer */
#define PORTC
                                                   ((PORT Type
*) PORTC BASE)
#define PORTC BASE PTR
                                                   (PORTC)
/** Peripheral PORTD base address */
#define PORTD BASE
                                                   (0x4004C000u)
/** Peripheral PORTD base pointer */
#define PORTD
                                                   ((PORT Type
*) PORTD BASE)
#define PORTD BASE PTR
                                                   (PORTD)
/** Peripheral PORTE base address */
#define PORTE BASE
                                                   (0x4004D000u)
/** Peripheral PORTE base pointer */
#define PORTE
                                                   ((PORT Type
*) PORTE BASE)
#define PORTE BASE PTR
                                                   (PORTE)
/** Array initializer of PORT peripheral base addresses */
#define PORT BASE ADDRS
                                                   { PORTA BASE,
PORTB BASE, PORTC BASE, PORTD BASE, PORTE BASE }
/** Array initializer of PORT peripheral base pointers */
```

```
#define PORT BASE PTRS
                                                 { PORTA, PORTB, PORTC,
PORTD, PORTE }
/* -----
  -- PORT - Register accessor macros
  ______
---- */
* @addtogroup PORT Register Accessor Macros PORT - Register accessor
macros
 * @ {
 */
/* PORT - Register instance definitions */
/* PORTA */
#define PORTA PCR0
                                                PORT PCR REG(PORTA, 0)
                                                PORT PCR REG(PORTA, 1)
#define PORTA PCR1
                                                PORT_PCR_REG(PORTA, 2)
#define PORTA PCR2
                                                PORT PCR REG(PORTA, 3)
#define PORTA PCR3
                                                PORT_PCR REG(PORTA, 4)
#define PORTA PCR4
#define PORTA PCR5
                                                PORT PCR REG(PORTA, 5)
                                                PORT PCR REG(PORTA, 6)
#define PORTA PCR6
#define PORTA PCR7
                                                PORT PCR REG(PORTA, 7)
#define PORTA PCR8
                                                PORT PCR REG(PORTA, 8)
#define PORTA PCR9
                                                PORT PCR REG(PORTA, 9)
#define PORTA PCR10
                                                PORT PCR REG(PORTA, 10)
#define PORTA PCR11
                                                PORT PCR REG(PORTA, 11)
#define PORTA PCR12
                                                PORT PCR REG(PORTA, 12)
#define PORTA PCR13
                                                PORT PCR REG(PORTA, 13)
#define PORTA PCR14
                                                PORT PCR REG(PORTA, 14)
                                                PORT PCR REG(PORTA, 15)
#define PORTA PCR15
#define PORTA PCR16
                                                PORT PCR REG(PORTA, 16)
                                                PORT PCR REG(PORTA, 17)
#define PORTA PCR17
                                                PORT PCR REG(PORTA, 18)
#define PORTA PCR18
#define PORTA_PCR19
                                                PORT_PCR_REG(PORTA, 19)
                                                PORT PCR REG(PORTA, 20)
#define PORTA PCR20
#define PORTA PCR21
                                                PORT PCR REG(PORTA, 21)
#define PORTA PCR22
                                                PORT PCR REG(PORTA, 22)
#define PORTA PCR23
                                                PORT PCR REG(PORTA, 23)
#define PORTA PCR24
                                                PORT PCR REG(PORTA, 24)
#define PORTA PCR25
                                                PORT PCR REG(PORTA, 25)
                                                PORT PCR REG (PORTA, 26)
#define PORTA PCR26
                                                PORT_PCR REG(PORTA, 27)
#define PORTA PCR27
#define PORTA PCR28
                                                PORT PCR REG(PORTA, 28)
#define PORTA PCR29
                                                PORT PCR REG(PORTA, 29)
#define PORTA PCR30
                                                PORT PCR REG(PORTA, 30)
#define PORTA PCR31
                                                PORT PCR REG(PORTA, 31)
#define PORTA GPCLR
                                                PORT GPCLR REG(PORTA)
#define PORTA GPCHR
                                                PORT GPCHR REG (PORTA)
                                                PORT ISFR REG(PORTA)
#define PORTA ISFR
/* PORTB */
#define PORTB PCR0
                                                PORT PCR REG(PORTB, 0)
#define PORTB PCR1
                                                PORT PCR REG(PORTB, 1)
                                                PORT PCR REG(PORTB, 2)
#define PORTB PCR2
#define PORTB PCR3
                                                PORT PCR REG(PORTB, 3)
#define PORTB PCR4
                                                PORT PCR REG(PORTB, 4)
                                                PORT PCR REG(PORTB, 5)
#define PORTB PCR5
```

```
#define PORTB PCR6
                                                    PORT PCR REG(PORTB, 6)
                                                    PORT PCR REG(PORTB, 7)
#define PORTB PCR7
#define PORTB PCR8
                                                    PORT PCR REG(PORTB, 8)
                                                    PORT PCR REG(PORTB, 9)
#define PORTB PCR9
#define PORTB PCR10
                                                    PORT PCR REG(PORTB, 10)
#define PORTB PCR11
                                                    PORT PCR REG(PORTB, 11)
#define PORTB PCR12
                                                    PORT PCR REG(PORTB, 12)
#define PORTB PCR13
                                                    PORT PCR REG(PORTB, 13)
#define PORTB PCR14
                                                    PORT PCR REG(PORTB, 14)
#define PORTB PCR15
                                                    PORT PCR REG (PORTB, 15)
                                                    PORT PCR REG (PORTB, 16)
#define PORTB PCR16
                                                    PORT PCR REG(PORTB, 17)
#define PORTB PCR17
#define PORTB PCR18
                                                    PORT PCR REG(PORTB, 18)
#define PORTB PCR19
                                                    PORT PCR REG(PORTB, 19)
#define PORTB PCR20
                                                    PORT PCR REG(PORTB, 20)
#define PORTB PCR21
                                                    PORT PCR REG (PORTB, 21)
#define PORTB PCR22
                                                    PORT PCR REG(PORTB, 22)
#define PORTB PCR23
                                                    PORT PCR REG(PORTB, 23)
#define PORTB PCR24
                                                    PORT PCR REG(PORTB, 24)
                                                    PORT PCR REG(PORTB, 25)
#define PORTB PCR25
                                                    PORT_PCR_REG(PORTB, 26)
#define PORTB PCR26
#define PORTB PCR27
                                                    PORT PCR REG(PORTB, 27)
#define PORTB PCR28
                                                    PORT PCR REG(PORTB, 28)
#define PORTB PCR29
                                                    PORT PCR REG (PORTB, 29)
#define PORTB PCR30
                                                    PORT PCR REG(PORTB, 30)
#define PORTB PCR31
                                                    PORT PCR REG(PORTB, 31)
#define PORTB GPCLR
                                                    PORT GPCLR REG(PORTB)
#define PORTB GPCHR
                                                    PORT GPCHR REG(PORTB)
#define PORTB ISFR
                                                    PORT ISFR REG(PORTB)
/* PORTC */
#define PORTC PCR0
                                                    PORT PCR REG(PORTC, 0)
#define PORTC PCR1
                                                    PORT PCR REG(PORTC, 1)
#define PORTC PCR2
                                                    PORT PCR REG(PORTC, 2)
                                                    PORT PCR REG(PORTC, 3)
#define PORTC PCR3
#define PORTC PCR4
                                                    PORT PCR REG(PORTC, 4)
#define PORTC PCR5
                                                    PORT PCR REG(PORTC, 5)
#define PORTC PCR6
                                                    PORT PCR REG(PORTC, 6)
#define PORTC_PCR7
                                                    PORT_PCR_REG(PORTC, 7)
#define PORTC PCR8
                                                    PORT PCR REG(PORTC, 8)
#define PORTC PCR9
                                                    PORT PCR REG(PORTC, 9)
#define PORTC PCR10
                                                    PORT PCR REG(PORTC, 10)
#define PORTC PCR11
                                                    PORT PCR REG(PORTC, 11)
                                                    PORT PCR REG(PORTC, 12)
#define PORTC PCR12
#define PORTC PCR13
                                                    PORT PCR REG(PORTC, 13)
              PCR14
                                                    PORT PCR REG(PORTC, 14)
#define PORTC
#define PORTC_PCR15
                                                    PORT_PCR_REG(PORTC, 15)
#define PORTC PCR16
                                                    PORT PCR REG(PORTC, 16)
#define PORTC PCR17
                                                    PORT PCR REG(PORTC, 17)
#define PORTC PCR18
                                                    PORT PCR REG(PORTC, 18)
#define PORTC PCR19
                                                    PORT PCR REG(PORTC, 19)
#define PORTC PCR20
                                                    PORT PCR REG(PORTC, 20)
#define PORTC PCR21
                                                    PORT PCR REG(PORTC, 21)
#define PORTC PCR22
                                                    PORT PCR REG(PORTC, 22)
                                                    PORT_PCR_REG(PORTC, 23)
#define PORTC_PCR23
#define PORTC PCR24
                                                    PORT PCR REG(PORTC, 24)
#define PORTC PCR25
                                                    PORT PCR REG(PORTC, 25)
#define PORTC PCR26
                                                    PORT PCR REG(PORTC, 26)
#define PORTC PCR27
                                                    PORT PCR REG(PORTC, 27)
#define PORTC PCR28
                                                    PORT PCR REG(PORTC, 28)
                                                    PORT PCR REG(PORTC, 29)
#define PORTC PCR29
```

```
#define PORTC PCR30
                                                    PORT PCR REG(PORTC, 30)
                                                    PORT PCR REG(PORTC, 31)
#define PORTC PCR31
#define PORTC_GPCLR
                                                    PORT_GPCLR_REG(PORTC)
                                                    PORT_GPCHR_REG(PORTC)
#define PORTC_GPCHR
#define PORTC ISFR
                                                    PORT ISFR REG(PORTC)
/* PORTD */
#define PORTD PCR0
                                                    PORT PCR REG(PORTD, 0)
#define PORTD PCR1
                                                    PORT PCR REG(PORTD, 1)
                                                    PORT PCR REG(PORTD, 2)
#define PORTD PCR2
#define PORTD PCR3
                                                    PORT PCR REG(PORTD, 3)
                                                    PORT PCR REG(PORTD, 4)
#define PORTD PCR4
                                                    PORT PCR REG(PORTD, 5)
#define PORTD PCR5
#define PORTD PCR6
                                                    PORT PCR REG(PORTD, 6)
#define PORTD PCR7
                                                    PORT PCR REG(PORTD, 7)
                                                    PORT_PCR REG(PORTD,8)
#define PORTD PCR8
#define PORTD PCR9
                                                    PORT PCR REG(PORTD, 9)
#define PORTD PCR10
                                                    PORT PCR REG(PORTD, 10)
#define PORTD PCR11
                                                   PORT PCR REG(PORTD, 11)
#define PORTD PCR12
                                                   PORT PCR REG(PORTD, 12)
                                                   PORT PCR REG(PORTD, 13)
#define PORTD PCR13
                                                    PORT PCR REG(PORTD, 14)
#define PORTD PCR14
#define PORTD PCR15
                                                    PORT PCR REG(PORTD, 15)
#define PORTD PCR16
                                                    PORT PCR REG(PORTD, 16)
#define PORTD PCR17
                                                    PORT PCR REG(PORTD, 17)
#define PORTD PCR18
                                                    PORT PCR REG(PORTD, 18)
#define PORTD PCR19
                                                    PORT PCR REG(PORTD, 19)
#define PORTD PCR20
                                                    PORT PCR REG(PORTD, 20)
#define PORTD PCR21
                                                    PORT PCR REG(PORTD, 21)
                                                    PORT PCR REG(PORTD, 22)
#define PORTD PCR22
#define PORTD PCR23
                                                    PORT PCR REG(PORTD, 23)
#define PORTD PCR24
                                                    PORT PCR REG(PORTD, 24)
#define PORTD PCR25
                                                    PORT PCR REG(PORTD, 25)
#define PORTD PCR26
                                                    PORT PCR REG(PORTD, 26)
                                                    PORT PCR REG(PORTD, 27)
#define PORTD PCR27
#define PORTD PCR28
                                                    PORT PCR REG(PORTD, 28)
                                                    PORT PCR REG(PORTD, 29)
#define PORTD PCR29
#define PORTD PCR30
                                                    PORT PCR REG(PORTD, 30)
#define PORTD PCR31
                                                    PORT_PCR_REG(PORTD, 31)
                                                    PORT GPCLR REG(PORTD)
#define PORTD GPCLR
#define PORTD GPCHR
                                                    PORT GPCHR REG (PORTD)
#define PORTD ISFR
                                                    PORT ISFR REG(PORTD)
/* PORTE */
#define PORTE PCR0
                                                    PORT PCR REG(PORTE, 0)
#define PORTE PCR1
                                                    PORT PCR REG(PORTE, 1)
                                                    PORT PCR REG(PORTE, 2)
#define PORTE PCR2
                                                    PORT_PCR_REG(PORTE, 3)
#define PORTE PCR3
#define PORTE PCR4
                                                    PORT PCR REG(PORTE, 4)
#define PORTE PCR5
                                                    PORT_PCR REG(PORTE,5)
#define PORTE PCR6
                                                    PORT PCR REG(PORTE, 6)
#define PORTE PCR7
                                                    PORT PCR REG(PORTE, 7)
#define PORTE PCR8
                                                    PORT PCR REG(PORTE, 8)
#define PORTE PCR9
                                                    PORT PCR REG(PORTE, 9)
#define PORTE PCR10
                                                    PORT PCR REG(PORTE, 10)
                                                    PORT_PCR REG(PORTE, 11)
#define PORTE PCR11
#define PORTE PCR12
                                                    PORT PCR REG(PORTE, 12)
#define PORTE PCR13
                                                    PORT PCR REG(PORTE, 13)
#define PORTE PCR14
                                                    PORT PCR REG(PORTE, 14)
#define PORTE PCR15
                                                    PORT PCR REG(PORTE, 15)
#define PORTE PCR16
                                                    PORT PCR REG(PORTE, 16)
#define PORTE PCR17
                                                    PORT PCR REG(PORTE, 17)
```

```
#define PORTE PCR18
                                               PORT PCR REG(PORTE, 18)
                                               PORT PCR REG(PORTE, 19)
#define PORTE PCR19
#define PORTE PCR20
                                               PORT PCR REG(PORTE, 20)
#define PORTE PCR21
                                               PORT PCR REG(PORTE, 21)
#define PORTE PCR22
                                               PORT PCR REG(PORTE, 22)
                                               PORT PCR REG(PORTE, 23)
#define PORTE PCR23
                                               PORT PCR REG(PORTE, 24)
#define PORTE PCR24
#define PORTE PCR25
                                               PORT PCR REG(PORTE, 25)
                                               PORT PCR REG(PORTE, 26)
#define PORTE PCR26
#define PORTE PCR27
                                               PORT PCR REG(PORTE, 27)
                                               PORT PCR REG(PORTE, 28)
#define PORTE PCR28
                                               PORT PCR REG(PORTE, 29)
#define PORTE PCR29
#define PORTE PCR30
                                               PORT PCR REG(PORTE, 30)
                                               PORT PCR REG(PORTE, 31)
#define PORTE PCR31
                                               PORT GPCLR REG(PORTE)
#define PORTE GPCLR
#define PORTE GPCHR
                                               PORT GPCHR REG (PORTE)
#define PORTE ISFR
                                               PORT ISFR REG(PORTE)
/* PORT - Register array accessors */
#define PORTA PCR(index)
PORT PCR REG(PORTA, index)
#define PORTB PCR(index)
PORT PCR REG(PORTB, index)
#define PORTC PCR(index)
PORT PCR REG(PORTC, index)
#define PORTD PCR(index)
PORT PCR REG(PORTD, index)
#define PORTE PCR(index)
PORT PCR REG(PORTE, index)
/*!
* @ }
 */ /* end of group PORT Register Accessor Macros */
/*!
* @ }
*/ /* end of group PORT Peripheral Access Layer */
/* -----
  -- RCM Peripheral Access Layer
  ______
---- */
/*!
 * @addtogroup RCM Peripheral Access Layer RCM Peripheral Access Layer
* @ {
*/
/** RCM - Register Layout Typedef */
typedef struct {
  __I uint8_t SRS0;
                                                 /**< System Reset
Status Register 0, offset: 0x0 */
  I uint8 t SRS1;
                                                /**< System Reset
Status Register 1, offset: 0x1 */
     uint8 t RESERVED 0[2];
  IO uint8 t RPFC;
                                                /**< Reset Pin Filter
Control register, offset: 0x4 */
```

```
__IO uint8_t RPFW;
                                           /**< Reset Pin Filter
Width register, offset: 0x5 */
} RCM Type, *RCM MemMapPtr;
/* -----
_____
  -- RCM - Register accessor macros
  ______
---- */
/*!
* @addtogroup RCM Register Accessor Macros RCM - Register accessor
macros
* @ {
* /
/* RCM - Register accessors */
#define RCM SRS0 REG(base)
                                          ((base) ->SRS0)
#define RCM SRS1 REG(base)
                                          ((base) ->SRS1)
#define RCM RPFC REG(base)
                                          ((base)->RPFC)
#define RCM RPFW REG(base)
                                          ((base)->RPFW)
/*!
* @ }
 */ /* end of group RCM Register Accessor Macros */
/* -----
  -- RCM Register Masks
  _____
---- */
/*!
* @addtogroup RCM Register Masks RCM Register Masks
 * @ {
*/
/* SRS0 Bit Fields */
#define RCM SRS0 WAKEUP MASK
                                          0x1u
#define RCM SRS0 WAKEUP SHIFT
#define RCM SRS0 WAKEUP WIDTH
#define RCM SRS0 WAKEUP(x)
(((uint8 t)(((uint8 t)(x)) << RCM SRSO WAKEUP SHIFT)) & RCM SRSO WAKEUP MASK)
#define RCM_SRS0_LVD_MASK
                                          0x2u
#define RCM SRS0 LVD SHIFT
                                          1
#define RCM SRS0 LVD WIDTH
                                          1
#define RCM SRS0 LVD(x)
(((uint8 t)(((uint8 t)(x))<<RCM SRSO LVD SHIFT))&RCM SRSO LVD MASK)
#define RCM_SRS0 LOC MASK
                                          0x4u
#define RCM SRS0 LOC SHIFT
#define RCM_SRS0_LOC_WIDTH
#define RCM_SRS0_LOC(x)
(((uint8 t) (((uint8 t) (x)) << RCM SRSO LOC SHIFT)) & RCM SRSO LOC MASK)
#define RCM SRS0 LOL MASK
                                          0x8u
                                          3
#define RCM SRS0 LOL SHIFT
#define RCM SRS0 LOL WIDTH
#define RCM SRS0 LOL(x)
(((uint8 t)(((uint8 t)(x)) << RCM SRS0 LOL SHIFT)) & RCM SRS0 LOL MASK)
```

```
#define RCM SRS0 WDOG MASK
                                                   0x20u
#define RCM SRS0 WDOG SHIFT
#define RCM_SRS0_WDOG_WIDTH
                                                   1
#define RCM_SRS0_WDOG(x)
(((uint8 t)(((uint8 t)(x)) << RCM SRS0 WDOG SHIFT))&RCM SRS0 WDOG MASK)
#define RCM SRS0 PIN MASK
                                                   0x40u
#define RCM SRS0 PIN SHIFT
#define RCM SRS0 PIN WIDTH
                                                   1
#define RCM SRS0 PIN(x)
(((uint8 t) (((uint8 t)(x)) << RCM SRSO PIN SHIFT)) & RCM SRSO PIN MASK)
#define RCM SRS0 POR MASK
                                                   0x80u
#define RCM SRS0 POR SHIFT
                                                   7
                                                   1
#define RCM SRS0 POR WIDTH
#define RCM SRS0 POR(x)
(((uint8 t)(((uint8 t)(x)) << RCM SRS0 POR SHIFT))&RCM SRS0 POR MASK)
/* SRS1 Bit Fields */
#define RCM SRS1 LOCKUP MASK
                                                   0x2u
#define RCM SRS1 LOCKUP SHIFT
                                                   1
#define RCM SRS1 LOCKUP WIDTH
#define RCM SRS1 LOCKUP(x)
(((uint8 t)(((uint8 t)(x)) << RCM SRS1 LOCKUP SHIFT))&RCM SRS1 LOCKUP MASK)
#define RCM SRS1 SW MASK
                                                   0 \times 411
#define RCM_SRS1_SW SHIFT
                                                   2
#define RCM SRS1 SW WIDTH
                                                   1
#define RCM SRS1 SW(x)
(((uint8 t)(((uint8 t)(x))<<RCM SRS1 SW SHIFT))&RCM SRS1 SW MASK)
#define RCM SRS1 MDM AP MASK
                                                   0x8u
#define RCM SRS1 MDM AP SHIFT
#define RCM SRS1 MDM AP WIDTH
                                                   1
#define RCM SRS1 MDM AP(x)
(((uint8 t) (((uint8 t)(x)) << RCM SRS1 MDM AP SHIFT)) & RCM SRS1 MDM AP MASK)
#define RCM SRS1 SACKERR MASK
                                                   0x20u
#define RCM SRS1 SACKERR SHIFT
#define RCM SRS1 SACKERR WIDTH
#define RCM SRS1 SACKERR(x)
(((uint8 t)(((uint8 t)(x)) << RCM SRS1 SACKERR SHIFT)) & RCM SRS1 SACKERR MAS
/* RPFC Bit Fields */
#define RCM RPFC RSTFLTSRW MASK
                                                   0x3u
#define RCM RPFC RSTFLTSRW SHIFT
                                                   0
                                                   2
#define RCM RPFC RSTFLTSRW WIDTH
#define RCM RPFC RSTFLTSRW(x)
(((uint8 t)(((uint8 t)(x)) << RCM RPFC RSTFLTSRW SHIFT))&RCM RPFC RSTFLTSRW
MASK)
#define RCM RPFC RSTFLTSS MASK
                                                   0x4u
#define RCM_RPFC_RSTFLTSS_SHIFT
                                                   2
#define RCM RPFC RSTFLTSS WIDTH
#define RCM RPFC RSTFLTSS(x)
(((uint8 t)(((uint8 t)(x)) < RCM RPFC RSTFLTSS SHIFT)) & RCM RPFC RSTFLTSS M
ASK)
/* RPFW Bit Fields */
#define RCM RPFW RSTFLTSEL MASK
                                                   0x1Fu
#define RCM RPFW RSTFLTSEL SHIFT
                                                   0
#define RCM RPFW RSTFLTSEL WIDTH
#define RCM RPFW RSTFLTSEL(x)
(((uint8 t) (((uint8 t) (x)) << RCM RPFW RSTFLTSEL SHIFT)) & RCM RPFW RSTFLTSEL
MASK)
/*!
* @ }
```

```
*/ /* end of group RCM Register Masks */
/* RCM - Peripheral instance base addresses */
/** Peripheral RCM base address */
#define RCM BASE
                                              (0x4007F000u)
/** Peripheral RCM base pointer */
#define RCM
                                              ((RCM Type *)RCM BASE)
#define RCM BASE PTR
                                              (RCM)
/** Array initializer of RCM peripheral base addresses */
#define RCM BASE ADDRS
                                             { RCM BASE }
/** Array \overline{\text{initializer}} of RCM peripheral base pointers \overline{\text{*}}/
#define RCM BASE PTRS
                                             { RCM }
/* -----
  -- RCM - Register accessor macros
  ______
---- */
* @addtogroup RCM Register Accessor Macros RCM - Register accessor
macros
* @ {
*/
/* RCM - Register instance definitions */
/* RCM */
#define RCM SRS0
                                              RCM SRS0 REG(RCM)
#define RCM SRS1
                                              RCM SRS1 REG(RCM)
#define RCM RPFC
                                              RCM RPFC REG(RCM)
#define RCM RPFW
                                              RCM RPFW REG(RCM)
/*!
* @ }
 */ /* end of group RCM Register Accessor Macros */
/*!
* @ }
 */ /* end of group RCM Peripheral Access Layer */
  -- ROM Peripheral Access Layer
---- */
* @addtogroup ROM Peripheral Access Layer ROM Peripheral Access Layer
 * @ {
 * /
/** ROM - Register Layout Typedef */
typedef struct {
                                               /**< Entry, array
 I uint32 t ENTRY[3];
offset: 0x0, array step: 0x4 */
```

```
_I uint32_t TABLEMARK;
                                                  /**< End of Table
Marker Register, offset: 0xC */
      uint8_t RESERVED_0[4028];
  _I uint32_t SYSACCESS;
                                                  /**< System Access
Register, offset: 0xFCC */
 I uint32 t PERIPHID4;
                                                  /**< Peripheral ID
Register, offset: 0xFD0 */
 I uint32 t PERIPHID5;
                                                  /**< Peripheral ID
Register, offset: 0xFD4 */
 I uint32 t PERIPHID6;
                                                  /**< Peripheral ID
Register, offset: 0xFD8 */
  __I uint32_t PERIPHID7;
                                                  /**< Peripheral ID
Register, offset: 0xFDC */
  I uint32 t PERIPHID0;
                                                  /**< Peripheral ID
Register, offset: 0xFE0 */
  I uint32 t PERIPHID1;
                                                  /**< Peripheral ID
Register, offset: 0xFE4 */
 I uint32 t PERIPHID2;
                                                  /**< Peripheral ID
Register, offset: 0xFE8 */
 I uint32 t PERIPHID3;
                                                  /**< Peripheral ID
Register, offset: 0xFEC */
 I uint32 t COMPID[4];
                                                  /**< Component ID
Register, array offset: 0xFF0, array step: 0x4 */
} ROM_Type, *ROM MemMapPtr;
/* -----
   -- ROM - Register accessor macros
---- */
/*!
* @addtogroup ROM Register Accessor Macros ROM - Register accessor
macros
* @ {
 */
/* ROM - Register accessors */
#define ROM ENTRY REG(base,index)
                                                ((base) ->ENTRY[index])
#define ROM ENTRY COUNT
#define ROM TABLEMARK REG(base)
                                                ((base)->TABLEMARK)
#define ROM SYSACCESS REG(base)
                                                ((base) ->SYSACCESS)
#define ROM PERIPHID4 REG(base)
                                                ((base) ->PERIPHID4)
#define ROM PERIPHID5 REG(base)
                                                ((base)->PERIPHID5)
#define ROM_PERIPHID6_REG(base)
                                                ((base)->PERIPHID6)
#define ROM PERIPHID7 REG(base)
                                                ((base)->PERIPHID7)
#define ROM PERIPHIDO REG(base)
                                                ((base)->PERIPHID0)
#define ROM PERIPHID1 REG(base)
                                                ((base)->PERIPHID1)
#define ROM PERIPHID2 REG(base)
                                                ((base) ->PERIPHID2)
#define ROM PERIPHID3 REG(base)
                                                ((base)->PERIPHID3)
#define ROM COMPID REG(base,index)
                                                ((base) ->COMPID[index])
#define ROM COMPID COUNT
/*!
* @ }
^{\star}/ /* end of group ROM Register Accessor Macros ^{\star}/
```

```
-- ROM Register Masks
---- */
/*!
 * @addtogroup ROM Register Masks ROM Register Masks
 * /
/* ENTRY Bit Fields */
#define ROM ENTRY ENTRY MASK
                                                  0xFFFFFFFFu
#define ROM ENTRY ENTRY SHIFT
                                                  Ω
#define ROM ENTRY ENTRY WIDTH
                                                  32
#define ROM ENTRY ENTRY(x)
(((uint32_t)(((uint32_t)(x)) << ROM_ENTRY_ENTRY_SHIFT))&ROM_ENTRY_ENTRY_MAS
K)
/* TABLEMARK Bit Fields */
#define ROM TABLEMARK MARK MASK
                                                  0xFFFFFFFFu
#define ROM TABLEMARK MARK SHIFT
#define ROM TABLEMARK MARK WIDTH
                                                  32
#define ROM TABLEMARK MARK(x)
(((uint32 t)(((uint32 t)(x))<<ROM TABLEMARK MARK SHIFT))&ROM TABLEMARK MA
RK MASK)
/* SYSACCESS Bit Fields */
#define ROM_SYSACCESS_SYSACCESS_SHIFT #define ROM_SYSACCESS_SYSACCESS_SHIFT
                                                0xFFFFFFFFu
#define ROM SYSACCESS SYSACCESS WIDTH
#define ROM SYSACCESS SYSACCESS(x)
(((uint32 t)(((uint32 t)(x)) << ROM SYSACCESS SYSACCESS SHIFT)) & ROM SYSACCE
SS SYSACCESS MASK)
/* PERIPHID4 Bit Fields */
#define ROM PERIPHID4 PERIPHID MASK
                                                 0xffffffffu
#define ROM PERIPHID4 PERIPHID SHIFT
#define ROM PERIPHID4 PERIPHID WIDTH
                                                  32
#define ROM PERIPHID4 PERIPHID(x)
(((uint32_t)(((uint32_t)(x)) << ROM PERIPHID4 PERIPHID SHIFT))&ROM PERIPHID
4 PERIPHID MASK)
/* PERIPHID5 Bit Fields */
#define ROM PERIPHID5 PERIPHID MASK
                                                 0xFFFFFFFFu
#define ROM PERIPHID5 PERIPHID SHIFT
#define ROM PERIPHID5 PERIPHID WIDTH
#define ROM PERIPHID5 PERIPHID(x)
(((uint32_t)(((uint32_t)(x)) << ROM_PERIPHID5_PERIPHID_SHIFT))&ROM_PERIPHID
5 PERIPHID MASK)
/* PERIPHID6 Bit Fields */
#define ROM PERIPHID6 PERIPHID MASK
                                                 0xFFFFFFFFu
#define ROM PERIPHID6 PERIPHID SHIFT
#define ROM PERIPHID6 PERIPHID WIDTH
                                                 32
#define ROM PERIPHID6 PERIPHID(x)
(((uint32 t)(((uint32 t)(x)) << ROM PERIPHID6 PERIPHID SHIFT)) & ROM PERIPHID
6 PERIPHID MASK)
/* PERIPHID7 Bit Fields */
#define ROM_PERIPHID7_PERIPHID_MASK
                                                 0×FFFFFFFFu
#define ROM PERIPHID7 PERIPHID SHIFT
#define ROM PERIPHID7 PERIPHID WIDTH
#define ROM PERIPHID7 PERIPHID(x)
(((uint32 t)(((uint32 t)(x)) << ROM PERIPHID7 PERIPHID SHIFT)) & ROM PERIPHID
7_PERIPHID MASK)
```

```
/* PERIPHIDO Bit Fields */
#define ROM PERIPHIDO PERIPHID MASK
                                               0xFFFFFFFFu
#define ROM_PERIPHID0_PERIPHID_SHIFT
#define ROM_PERIPHID0_PERIPHID_WIDTH
                                                32
#define ROM PERIPHID0 PERIPHID(x)
(((uint32 t)(((uint32 t)(x)) << ROM PERIPHIDO PERIPHID SHIFT)) & ROM PERIPHID
0 PERIPHID MASK)
/* PERIPHID1 Bit Fields */
#define ROM PERIPHID1 PERIPHID MASK
                                               0×FFFFFFFFu
#define ROM PERIPHID1 PERIPHID SHIFT
#define ROM PERIPHID1 PERIPHID WIDTH
                                                32
#define ROM PERIPHID1 PERIPHID(x)
(((uint32 t)(((uint32 t)(x))<<ROM PERIPHID1 PERIPHID SHIFT))&ROM PERIPHID
1 PERIPHID MASK)
/* PERIPHID2 Bit Fields */
#define ROM PERIPHID2 PERIPHID MASK
                                               0xFFFFFFFFu
#define ROM PERIPHID2 PERIPHID SHIFT
#define ROM_PERIPHID2 PERIPHID WIDTH
                                                32
#define ROM PERIPHID2 PERIPHID(x)
(((uint32 t)(((uint32 t)(x)) << ROM PERIPHID2 PERIPHID SHIFT))&ROM PERIPHID
2 PERIPHID MASK)
/* PERIPHID3 Bit Fields */
#define ROM PERIPHID3 PERIPHID MASK
                                               0xffffffffu
#define ROM PERIPHID3 PERIPHID SHIFT
#define ROM PERIPHID3 PERIPHID WIDTH
#define ROM PERIPHID3 PERIPHID(x)
(((uint32 t)(((uint32 t)(x)) << ROM PERIPHID3 PERIPHID SHIFT))&ROM PERIPHID
3 PERIPHID MASK)
/* COMPID Bit Fields */
#define ROM COMPID COMPID MASK
                                                0xFFFFFFFFu
#define ROM COMPID COMPID SHIFT
                                                \cap
#define ROM COMPID COMPID WIDTH
#define ROM COMPID COMPID(x)
 \hbox{(((uint32\_t)(((uint32\_t)(x))<<} ROM\_COMPID\_COMPID\_SHIFT))\&ROM\_COMPID\_COMPID \\
MASK)
/*!
 * @ }
*/ /* end of group ROM Register Masks */
/* ROM - Peripheral instance base addresses */
/** Peripheral ROM base address */
#define ROM BASE
                                                (0xF0002000u)
/** Peripheral ROM base pointer */
                                                 ((ROM_Type *)ROM BASE)
#define ROM
#define ROM BASE PTR
/** Array initializer of ROM peripheral base addresses */
#define ROM BASE ADDRS
/** Array initializer of ROM peripheral base pointers */
#define ROM BASE PTRS
                                                { ROM }
/* -----
  -- ROM - Register accessor macros
---- */
/*!
```

```
* @addtogroup ROM Register Accessor Macros ROM - Register accessor
macros
 * @ {
 */
/* ROM - Register instance definitions */
/* ROM */
#define ROM ENTRY0
                                                ROM ENTRY REG(ROM, 0)
#define ROM ENTRY1
                                                ROM ENTRY REG(ROM, 1)
                                                ROM ENTRY REG(ROM, 2)
#define ROM ENTRY2
#define ROM TABLEMARK
                                                ROM TABLEMARK REG(ROM)
#define ROM SYSACCESS
                                                ROM SYSACCESS REG(ROM)
#define ROM PERIPHID4
                                                ROM PERIPHID4 REG(ROM)
#define ROM PERIPHID5
                                                ROM PERIPHID5 REG(ROM)
#define ROM PERIPHID6
                                                ROM PERIPHID6 REG(ROM)
#define ROM PERIPHID7
                                                ROM PERIPHID7 REG(ROM)
                                                ROM PERIPHIDO REG(ROM)
#define ROM PERIPHID0
#define ROM PERIPHID1
                                                ROM PERIPHID1 REG(ROM)
                                                ROM PERIPHID2 REG(ROM)
#define ROM PERIPHID2
#define ROM PERIPHID3
                                                ROM PERIPHID3 REG(ROM)
#define ROM COMPID0
                                                ROM COMPID REG(ROM, 0)
#define ROM COMPID1
                                                ROM COMPID REG(ROM, 1)
#define ROM COMPID2
                                                ROM COMPID REG(ROM, 2)
#define ROM COMPID3
                                                ROM COMPID REG(ROM, 3)
/* ROM - Register array accessors */
#define ROM ENTRY(index)
                                                ROM ENTRY REG(ROM, index)
#define ROM COMPID(index)
ROM COMPID REG(ROM, index)
/*!
* @ }
 */ /* end of group ROM Register Accessor Macros */
/*!
 * @ }
 */ /* end of group ROM Peripheral Access Layer */
/* -----
  -- RTC Peripheral Access Layer
____ */
/*!
 * @addtogroup RTC Peripheral Access Layer RTC Peripheral Access Layer
 * @ {
 */
/** RTC - Register Layout Typedef */
typedef struct {
                                                  /**< RTC Time Seconds
 IO uint32 t TSR;
Register, offset: 0x0 */
                                                  /**< RTC Time
 IO uint32 t TPR;
Prescaler Register, offset: 0x4 */
                                                 /**< RTC Time Alarm
  IO uint32 t TAR;
Register, offset: 0x8 */
```

```
IO uint32 t TCR;
                                             /**< RTC Time
Compensation Register, offset: 0xC */
 __IO uint32_t CR;
                                             /**< RTC Control
Register, offset: 0x10 */
 IO uint32 t SR;
                                             /**< RTC Status
Register, offset: 0x14 */
 IO uint32 t LR;
                                             /**< RTC Lock
Register, offset: 0x18 */
 IO uint32 t IER;
                                             /**< RTC Interrupt
Enable Register, offset: 0x1C */
} RTC Type, *RTC MemMapPtr;
/* -----
_____
  -- RTC - Register accessor macros
---- */
/*!
* @addtogroup RTC Register Accessor Macros RTC - Register accessor
macros
* @ {
*/
/* RTC - Register accessors */
#define RTC TSR REG(base)
                                            ((base)->TSR)
#define RTC_TPR_REG(base)
                                            ((base)->TPR)
#define RTC_TAR_REG(base)
                                           ((base)->TAR)
#define RTC_TCR_REG(base)
                                           ((base)->TCR)
#define RTC CR REG(base)
                                           ((base) ->CR)
#define RTC SR REG(base)
                                           ((base) ->SR)
#define RTC LR REG(base)
                                           ((base) ->LR)
#define RTC IER REG(base)
                                            ((base)->IER)
/*!
*/ /* end of group RTC_Register_Accessor_Macros */
/* -----
  -- RTC Register Masks
  ______
---- */
/*!
* @addtogroup RTC Register Masks RTC Register Masks
* @ {
*/
/* TSR Bit Fields */
#define RTC_TSR_TSR_MASK
                                           0xFFFFFFFFu
#define RTC_TSR_TSR_SHIFT
#define RTC_TSR_TSR_WIDTH
                                           32
#define RTC TSR TSR(x)
(((uint32 t)(((uint32 t)(x))<<RTC TSR TSR SHIFT))&RTC TSR TSR MASK)
/* TPR Bit Fields */
#define RTC TPR TPR MASK
                                           0xFFFFu
#define RTC TPR TPR SHIFT
                                           0
```

```
#define RTC TPR TPR WIDTH
                                                   16
#define RTC TPR TPR(x)
(((uint32 t)(((uint32 t)(x))<<RTC TPR TPR SHIFT))&RTC TPR TPR MASK)
/* TAR Bit Fields */
#define RTC TAR TAR MASK
                                                   0xFFFFFFFFu
#define RTC_TAR_TAR SHIFT
                                                   0
                                                   32
#define RTC TAR TAR WIDTH
#define RTC TAR TAR(x)
(((uint32 t)(((uint32 t)(x)) << TTC TAR TAR SHIFT)) & RTC TAR TAR MASK)
/* TCR Bit Fields */
#define RTC_TCR_TCR_MASK
                                                   0xFFu
#define RTC_TCR_TCR_SHIFT
                                                   0
#define RTC_TCR_TCR_WIDTH
                                                    8
#define RTC TCR TCR(x)
(((uint32 t)(((uint32 t)(x)) << TCT TCR TCR SHIFT))&RTC TCR TCR MASK)
#define RTC TCR CIR MASK
#define RTC TCR CIR SHIFT
                                                   8
#define RTC TCR CIR WIDTH
                                                   8
#define RTC TCR CIR(x)
(((uint32 t)(((uint32 t)(x))<<RTC TCR CIR SHIFT))&RTC TCR CIR MASK)
#define RTC TCR TCV MASK
                                                   0xFF0000u
#define RTC TCR TCV SHIFT
                                                   16
                                                   8
#define RTC TCR TCV WIDTH
\#define RTC TCR TCV(x)
(((uint32 t)(((uint32 t)(x))<<RTC TCR TCV SHIFT))&RTC TCR TCV MASK)
#define RTC TCR CIC MASK
                                                   0xFF000000u
#define RTC TCR CIC SHIFT
                                                   24
#define RTC TCR CIC WIDTH
#define RTC_TCR_CIC(x)
(((uint32 t)(((uint32 t)(x))<<RTC TCR CIC SHIFT))&RTC TCR CIC MASK)
/* CR Bit Fields */
#define RTC CR SWR MASK
                                                   0x1u
#define RTC CR SWR SHIFT
                                                   0
#define RTC CR SWR WIDTH
#define RTC CR SWR(x)
(((uint32 t)(((uint32 t)(x)) << RTC_CR_SWR_SHIFT)) & RTC_CR_SWR_MASK)
#define RTC_CR_WPE_MASK
                                                   0x2u
#define RTC_CR_WPE_SHIFT
                                                   1
                                                   1
#define RTC_CR_WPE_WIDTH
#define RTC CR WPE(x)
(((uint32 t)(((uint32 t)(x)) << TTC CR WPE SHIFT)) & RTC CR WPE MASK)
#define RTC CR SUP MASK
                                                   0x4u
#define RTC CR SUP SHIFT
                                                   2
#define RTC_CR_SUP_WIDTH
#define RTC_CR_SUP(x)
                                                   1
(((uint32 t)(((uint32 t)(x)) << RTC CR SUP SHIFT)) & RTC CR SUP MASK)
#define RTC CR UM MASK
                                                   0x8u
                                                    3
#define RTC CR UM SHIFT
#define RTC CR UM WIDTH
#define RTC CR UM(x)
(((uint32 t)(((uint32 t)(x)) << RTC CR UM SHIFT)) &RTC CR UM MASK)
#define RTC CR OSCE MASK
                                                   0x100u
#define RTC_CR_OSCE_SHIFT
                                                   8
#define RTC_CR_OSCE_WIDTH
                                                    1
#define RTC CR OSCE(x)
(((uint32 t)(((uint32 t)(x)) << RTC CR OSCE SHIFT)) & RTC CR OSCE MASK)
#define RTC CR CLKO MASK
                                                   0x200u
#define RTC CR CLKO SHIFT
                                                    9
#define RTC CR CLKO WIDTH
                                                   1
```

```
#define RTC CR CLKO(x)
(((uint32 t)(((uint32 t)(x)) << RTC CR CLKO SHIFT))&RTC CR CLKO MASK)
#define RTC_CR_SC16P_MASK
                                                   0x400u
#define RTC_CR_SC16P_SHIFT
                                                    10
#define RTC CR SC16P WIDTH
                                                    1
#define RTC CR SC16P(x)
(((uint32 t)(((uint32 t)(x))<<RTC CR SC16P SHIFT))&RTC CR SC16P MASK)
#define RTC CR SC8P MASK
                                                   0x800u
#define RTC CR SC8P SHIFT
                                                   11
#define RTC CR SC8P WIDTH
                                                   1
#define RTC CR SC8P(x)
(((uint32 t)(((uint32 t)(x)) << RTC CR SC8P SHIFT)) & RTC CR SC8P MASK)
#define RTC CR SC4P MASK
                                                    0x1000u
                                                   12
#define RTC CR SC4P SHIFT
#define RTC CR SC4P WIDTH
#define RTC CR SC4P(x)
(((uint32_t)(((uint32_t)(x)) << RTC_CR_SC4P_SHIFT)) & RTC_CR_SC4P_MASK)
#define RTC CR SC2P MASK
                                                   0x2000u
#define RTC CR SC2P SHIFT
                                                   13
#define RTC CR SC2P WIDTH
                                                   1
#define RTC CR SC2P(x)
(((uint32 t)(((uint32 t)(x))<<RTC CR SC2P SHIFT))&RTC CR SC2P MASK)
/* SR Bit Fields */
#define RTC SR TIF MASK
                                                    0x1u
#define RTC SR TIF SHIFT
                                                   0
#define RTC SR TIF WIDTH
                                                   1
#define RTC SR TIF(x)
(((uint32 t)(((uint32 t)(x)) << RTC SR TIF SHIFT)) & RTC SR TIF MASK)
#define RTC SR TOF MASK
                                                   0x2u
#define RTC_SR_TOF_SHIFT
                                                   1
                                                   1
#define RTC SR TOF WIDTH
#define RTC SR TOF(x)
(((uint32 t)(((uint32 t)(x)) << RTC SR TOF SHIFT)) & RTC SR TOF MASK)
#define RTC SR TAF MASK
                                                   0x4u
#define RTC SR TAF SHIFT
                                                   2
#define RTC SR TAF WIDTH
                                                    1
#define RTC_SR_TAF(x)
(((uint32_t)(((uint32_t)(x))<<RTC_SR_TAF_SHIFT))&RTC_SR_TAF_MASK)
#define RTC SR TCE MASK
                                                   0 \times 10 u
#define RTC SR TCE SHIFT
                                                    4
                                                    1
#define RTC SR TCE WIDTH
#define RTC SR TCE(x)
(((uint32 t)(((uint32 t)(x)) << RTC SR TCE SHIFT)) &RTC SR TCE MASK)
/* LR Bit Fields */
#define RTC_LR_TCL_MASK
                                                   0x8u
#define RTC_LR_TCL_SHIFT
                                                    3
#define RTC_LR_TCL_WIDTH
#define RTC LR TCL(x)
(((uint32 t)(((uint32 t)(x)) << TTC LR TCL SHIFT)) & RTC LR TCL MASK)
#define RTC LR CRL MASK
                                                   0x10u
#define RTC LR CRL SHIFT
                                                    4
#define RTC LR CRL WIDTH
                                                   1
#define RTC LR CRL(x)
(((uint32 t)(((uint32 t)(x)) << TTC LR CRL SHIFT)) & RTC LR CRL MASK)
#define RTC LR SRL MASK
                                                   0x20u
#define RTC_LR_SRL SHIFT
                                                    5
                                                   1
#define RTC LR SRL WIDTH
#define RTC LR SRL(x)
(((uint32 t)(((uint32 t)(x)) << RTC LR SRL SHIFT)) &RTC LR SRL MASK)
#define RTC LR LRL MASK
                                                   0 \times 4011
```

```
#define RTC LR LRL SHIFT
                                                 6
#define RTC LR LRL_WIDTH
                                                 1
#define RTC_LR_LRL(x)
(((uint32_t)(((uint32_t)(x)) << RTC_LR_LRL_SHIFT)) & RTC_LR_LRL_MASK)
/* IER Bit Fields */
#define RTC IER TIIE MASK
                                                 0×111
#define RTC IER TIIE SHIFT
                                                 0
#define RTC IER TIIE WIDTH
#define RTC IER TIIE(x)
(((uint32 t)(((uint32 t)(x)) << RTC IER TIIE SHIFT)) &RTC IER TIIE MASK)
#define RTC IER TOIE MASK
                                                 0 \times 211
#define RTC_IER_TOIE_SHIFT
#define RTC_IER_TOIE_WIDTH
#define RTC_IER TOIE(x)
(((uint32 t)(((uint32 t)(x))<<RTC IER TOIE SHIFT))&RTC IER TOIE MASK)
#define RTC IER TAIE MASK
#define RTC IER TAIE SHIFT
                                                 2
#define RTC IER TAIE WIDTH
                                                 1
#define RTC IER TAIE(x)
(((uint32 t)(((uint32 t)(x)) << RTC IER TAIE SHIFT))&RTC IER TAIE MASK)
#define RTC_IER_TSIE_MASK
                                                0x10u
#define RTC IER TSIE SHIFT
#define RTC IER TSIE WIDTH
                                                 1
#define RTC IER TSIE(x)
(((uint32 t)(((uint32 t)(x)) << RTC IER TSIE SHIFT))&RTC IER TSIE MASK)
#define RTC IER WPON MASK
                                                 0x80u
#define RTC IER WPON SHIFT
                                                 7
#define RTC IER WPON WIDTH
                                                 1
#define RTC IER WPON(x)
(((uint32_t)(((uint32_t)(x)) << RTC IER WPON SHIFT))&RTC IER WPON MASK)
/*!
* @ }
 */ /* end of group RTC Register Masks */
/* RTC - Peripheral instance base addresses */
/** Peripheral RTC base address */
#define RTC BASE
                                                 (0x4003D000u)
/** Peripheral RTC base pointer */
#define RTC
                                                 ((RTC Type *)RTC BASE)
#define RTC BASE PTR
/** Array initializer of RTC peripheral base addresses */
                                                 { RTC BASE }
#define RTC BASE ADDRS
/** Array initializer of RTC peripheral base pointers */
#define RTC BASE PTRS
                                                 { RTC }
/* -----
   -- RTC - Register accessor macros
---- */
* @addtogroup RTC Register Accessor Macros RTC - Register accessor
macros
* @ {
 */
```

```
/* RTC - Register instance definitions */
/* RTC */
#define RTC_TSR
                                                  RTC_TSR_REG(RTC)
#define RTC_TPR
                                                  RTC_TPR_REG(RTC)
#define RTC TAR
                                                 RTC TAR REG(RTC)
#define RTC TCR
                                                 RTC TCR REG(RTC)
#define RTC CR
                                                 RTC CR REG(RTC)
#define RTC SR
                                                  RTC SR REG(RTC)
                                                  RTC LR_REG(RTC)
#define RTC LR
#define RTC IER
                                                  RTC IER REG(RTC)
/*!
* @ }
*/ /* end of group RTC Register Accessor Macros */
/*!
* @ }
*/ /* end of group RTC Peripheral Access Layer */
  -- SIM Peripheral Access Layer
---- */
/*!
 * @addtogroup SIM Peripheral Access Layer SIM Peripheral Access Layer
 * @ {
*/
/** SIM - Register Layout Typedef */
typedef struct {
 IO uint32 t SOPT1;
                                                    /**< System Options
Register 1, offset: 0x0 */
  __IO uint32_t SOPT1CFG;
                                                    /**< SOPT1
Configuration Register, offset: 0x4 */
      uint8_t RESERVED_0[4092];
   IO uint32 t SOPT2;
                                                   /**< System Options
Register 2, offset: 0x1004 */
      uint8 t RESERVED 1[4];
   IO uint3\overline{2} t SOPT4;
                                                    /**< System Options
Register 4, offset: 0x100C */
 __IO uint32_t SOPT5;
                                                    /**< System Options
Register 5, offset: 0x1010 */
     uint8_t RESERVED_2[4];
   IO uint32 t SOPT7;
                                                    /**< System Options
Register 7, offset: 0x1018 */
      uint8 t RESERVED 3[8];
   I uint32 t SDID;
                                                    /**< System Device
Identification Register, offset: 0x1024 */
     uint8 t RESERVED 4[12];
   _IO uint32_t SCGC4;
                                                    /**< System Clock
Gating Control Register 4, offset: 0x1034 */
  IO uint32_t SCGC5;
                                                    /**< System Clock
Gating Control Register 5, offset: 0x1038 */
 IO uint32 t SCGC6;
                                                    /**< System Clock
Gating Control Register 6, offset: 0x103C */
```

```
IO uint32 t SCGC7;
                                                  /**< System Clock
Gating Control Register 7, offset: 0x1040 */
   IO uint32 t CLKDIV1;
                                                   /**< System Clock
Divider Register 1, offset: 0x1044 */
      uint8 t RESERVED 5[4];
   IO uint32 t FCFG1;
                                                   /**< Flash
Configuration Register 1, offset: 0x104C */
  I uint32 t FCFG2;
                                                   /**< Flash
Configuration Register 2, offset: 0x1050 */
      uint8 t RESERVED 6[4];
   I uint3\overline{2} t UIDMH;
                                                   /**< Unique
Identification Register Mid-High, offset: 0x1058 */
                                                   /**< Unique
   I uint32 t UIDML;
Identification Register Mid Low, offset: 0x105C */
  I uint32 t UIDL;
                                                   /**< Unique
Identification Register Low, offset: 0x1060 */
      uint8_t RESERVED_7[156];
   IO uint3\overline{2} t COPC;
                                                  /**< COP Control
Register, offset: 0x1100 */
O uint32 t SRVCOP;
                                                  /**< Service COP
Register, offset: 0x1104 */
} SIM Type, *SIM MemMapPtr;
/* -----
  -- SIM - Register accessor macros
----- */
/*!
* @addtogroup SIM Register Accessor Macros SIM - Register accessor
macros
* @ {
 */
/* SIM - Register accessors */
#define SIM_SOPT1_REG(base)
                                                 ((base)->SOPT1)
#define SIM SOPT1CFG REG(base)
                                                 ((base)->SOPT1CFG)
#define SIM SOPT2 REG(base)
                                                 ((base) ->SOPT2)
#define SIM SOPT4 REG(base)
                                                 ((base)->SOPT4)
#define SIM SOPT5 REG(base)
                                                 ((base)->SOPT5)
#define SIM SOPT7 REG(base)
                                                 ((base)->SOPT7)
#define SIM SDID REG(base)
                                                 ((base)->SDID)
#define SIM_SCGC4_REG(base)
                                                 ((base) ->SCGC4)
#define SIM_SCGC5_REG(base)
                                                 ((base) ->SCGC5)
#define SIM_SCGC6_REG(base)
                                                 ((base)->SCGC6)
#define SIM SCGC7 REG(base)
                                                 ((base)->SCGC7)
#define SIM CLKDIV1 REG(base)
                                                 ((base)->CLKDIV1)
#define SIM FCFG1 REG(base)
                                                 ((base)->FCFG1)
#define SIM FCFG2 REG(base)
                                                 ((base)->FCFG2)
#define SIM UIDMH REG(base)
                                                 ((base)->UIDMH)
#define SIM UIDML REG(base)
                                                 ((base)->UIDML)
#define SIM_UIDL_REG(base)
                                                 ((base)->UIDL)
#define SIM COPC REG(base)
                                                 ((base)->COPC)
#define SIM SRVCOP REG(base)
                                                 ((base)->SRVCOP)
/*!
* @}
 ^{\star}/ /* end of group SIM Register Accessor Macros ^{\star}/
```

```
-- SIM Register Masks
---- */
/*!
 * @addtogroup SIM Register Masks SIM Register Masks
 */
/* SOPT1 Bit Fields */
#define SIM SOPT1 OSC32KSEL MASK
                                                 0xC0000u
#define SIM SOPT1 OSC32KSEL SHIFT
                                                 18
#define SIM SOPT1 OSC32KSEL WIDTH
#define SIM SOPT1 OSC32KSEL(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT1 OSC32KSEL SHIFT)) &SIM SOPT1 OSC32
KSEL MASK)
#define SIM SOPT1 USBVSTBY MASK
                                                 0x20000000u
#define SIM SOPT1 USBVSTBY SHIFT
                                                  29
#define SIM_SOPT1_USBVSTBY WIDTH
#define SIM SOPT1 USBVSTBY(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT1 USBVSTBY SHIFT)) & SIM SOPT1 USBVST
BY MASK)
#define SIM SOPT1 USBSSTBY MASK
                                                  0x40000000u
#define SIM SOPT1 USBSSTBY SHIFT
                                                  30
#define SIM SOPT1 USBSSTBY WIDTH
#define SIM SOPT1 USBSSTBY(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT1 USBSSTBY SHIFT)) &SIM SOPT1 USBSST
BY MASK)
#define SIM SOPT1 USBREGEN MASK
                                                 0x80000000u
#define SIM SOPT1 USBREGEN SHIFT
                                                  31
#define SIM SOPT1 USBREGEN WIDTH
#define SIM SOPT1 USBREGEN(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT1 USBREGEN SHIFT)) & SIM SOPT1 USBREG
EN MASK)
/* SOPT1CFG Bit Fields */
#define SIM SOPT1CFG URWE MASK
                                                 0x1000000u
#define SIM SOPT1CFG URWE SHIFT
                                                  24
#define SIM SOPT1CFG URWE WIDTH
#define SIM SOPT1CFG URWE(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT1CFG URWE SHIFT)) &SIM SOPT1CFG URWE
#define SIM_SOPT1CFG_UVSWE_MASK
                                                 0x2000000u
#define SIM SOPT1CFG UVSWE SHIFT
                                                  25
#define SIM SOPT1CFG UVSWE WIDTH
                                                 1
#define SIM SOPT1CFG UVSWE(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT1CFG UVSWE SHIFT)) & SIM SOPT1CFG UVS
WE MASK)
#define SIM SOPT1CFG USSWE MASK
                                                 0x4000000u
#define SIM SOPT1CFG USSWE SHIFT
                                                  26
#define SIM_SOPT1CFG_USSWE_WIDTH
#define SIM SOPT1CFG USSWE(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT1CFG USSWE SHIFT)) &SIM SOPT1CFG USS
WE MASK)
/* SOPT2 Bit Fields */
#define SIM SOPT2 RTCCLKOUTSEL MASK
                                                0x10u
#define SIM SOPT2 RTCCLKOUTSEL SHIFT
```

```
#define SIM SOPT2 RTCCLKOUTSEL WIDTH
#define SIM SOPT2 RTCCLKOUTSEL(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT2 RTCCLKOUTSEL SHIFT))&SIM SOPT2 RT
CCLKOUTSEL MASK)
#define SIM SOPT2 CLKOUTSEL MASK
                                                                                             0xE0u
#define SIM SOPT2 CLKOUTSEL SHIFT
                                                                                              5
                                                                                              3
#define SIM SOPT2 CLKOUTSEL WIDTH
#define SIM SOPT2 CLKOUTSEL(x)
(((uint32_t)(((uint32_t)(x)) << SIM SOPT2 CLKOUTSEL SHIFT)) \&SIM SOPT2 CLKOUTSEL SHIFT)) &SIM SOPT2 CLKOUTSEL SHIFT)) &SIM SOPT2 CLKOUTSEL SHIFT) &SIM SOPT3 CLKOUTSEL S
TSEL MASK)
#define SIM SOPT2 PLLFLLSEL MASK
                                                                                             0x10000u
#define SIM_SOPT2_PLLFLLSEL_SHIFT
                                                                                             16
#define SIM SOPT2 PLLFLLSEL WIDTH
#define SIM SOPT2 PLLFLLSEL(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT2 PLLFLLSEL SHIFT)) &SIM SOPT2 PLLFL
LSEL MASK)
#define SIM SOPT2 USBSRC MASK
                                                                                             0x40000u
#define SIM SOPT2 USBSRC SHIFT
                                                                                             18
#define SIM SOPT2 USBSRC WIDTH
#define SIM SOPT2 USBSRC(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT2 USBSRC SHIFT)) & SIM SOPT2 USBSRC M
#define SIM_SOPT2_TPMSRC MASK
                                                                                             0x3000000u
#define SIM SOPT2 TPMSRC SHIFT
                                                                                             24
#define SIM SOPT2 TPMSRC WIDTH
#define SIM SOPT2 TPMSRC(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT2 TPMSRC SHIFT)) &SIM SOPT2 TPMSRC M
#define SIM SOPT2 UARTOSRC MASK
                                                                                             0xC000000u
#define SIM SOPT2 UARTOSRC SHIFT
                                                                                             26
#define SIM SOPT2 UARTOSRC WIDTH
#define SIM SOPT2 UARTOSRC(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT2 UARTOSRC SHIFT)) &SIM SOPT2 UARTOS
RC MASK)
/* SOPT4 Bit Fields */
#define SIM SOPT4 TPM1CH0SRC MASK
                                                                                             0x40000u
#define SIM_SOPT4_TPM1CH0SRC_SHIFT
                                                                                             18
#define SIM_SOPT4_TPM1CH0SRC_WIDTH
#define SIM SOPT4 TPM1CH0SRC(x)
(((uint32 t)(((uint32 t)(x))<<SIM SOPT4 TPM1CHOSRC SHIFT))&SIM SOPT4 TPM1
CHOSRC MASK)
#define SIM SOPT4 TPM2CH0SRC MASK
                                                                                             0x100000u
#define SIM SOPT4 TPM2CH0SRC SHIFT
                                                                                             2.0
#define SIM SOPT4 TPM2CH0SRC WIDTH
#define SIM_SOPT4 TPM2CH0SRC(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT4 TPM2CHOSRC SHIFT)) &SIM SOPT4 TPM2
CHOSRC MASK)
#define SIM SOPT4 TPMOCLKSEL MASK
                                                                                             0x1000000u
#define SIM SOPT4 TPM0CLKSEL SHIFT
                                                                                             24
#define SIM SOPT4 TPMOCLKSEL WIDTH
                                                                                             1
#define SIM SOPT4 TPMOCLKSEL(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT4 TPMOCLKSEL SHIFT)) &SIM SOPT4 TPMO
CLKSEL MASK)
#define SIM_SOPT4_TPM1CLKSEL_MASK
                                                                                             0x2000000u
#define SIM_SOPT4_TPM1CLKSEL_SHIFT
                                                                                              25
#define SIM SOPT4 TPM1CLKSEL WIDTH
#define SIM SOPT4 TPM1CLKSEL(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT4 TPM1CLKSEL SHIFT)) &SIM SOPT4 TPM1
CLKSEL MASK)
#define SIM SOPT4 TPM2CLKSEL MASK
                                                                                             0x4000000u
```

```
#define SIM SOPT4 TPM2CLKSEL SHIFT
                                                  26
#define SIM_SOPT4_TPM2CLKSEL_WIDTH
#define SIM_SOPT4_TPM2CLKSEL(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT4 TPM2CLKSEL SHIFT)) &SIM SOPT4 TPM2
CLKSEL MASK)
/* SOPT5 Bit Fields */
#define SIM SOPT5 UARTOTXSRC MASK
                                                   0x3u
#define SIM SOPT5 UARTOTXSRC SHIFT
#define SIM SOPT5 UARTOTXSRC WIDTH
#define SIM SOPT5 UARTOTXSRC(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT5 UARTOTXSRC SHIFT)) &SIM SOPT5 UART
OTXSRC MASK)
#define SIM SOPT5 UARTORXSRC MASK
                                                   0x4u
#define SIM SOPT5 UARTORXSRC SHIFT
                                                   2
#define SIM SOPT5 UARTORXSRC WIDTH
#define SIM SOPT5 UARTORXSRC(x)
(((uint32_t)(((uint32_t)(x))<<SIM_SOPT5_UART0RXSRC_SHIFT))&SIM_SOPT5_UART
ORXSRC MASK)
#define SIM SOPT5 UART1TXSRC MASK
                                                   0x30u
#define SIM SOPT5_UART1TXSRC
                                                   4
#define SIM_SOPT5_UART1TXSRC_WIDTH
#define SIM SOPT5 UART1TXSRC(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT5 UART1TXSRC SHIFT)) &SIM SOPT5 UART
1TXSRC MASK)
#define SIM SOPT5 UART1RXSRC MASK
                                                   0x40u
#define SIM SOPT5 UART1RXSRC SHIFT
                                                   6
#define SIM SOPT5 UART1RXSRC WIDTH
                                                   1
#define SIM SOPT5 UART1RXSRC(x)
(((uint32 t)(((uint32 t)(x))<<SIM SOPT5 UART1RXSRC SHIFT))&SIM SOPT5 UART
1RXSRC MASK)
#define SIM SOPT5 UARTOODE MASK
                                                   0x10000u
#define SIM SOPT5 UARTOODE SHIFT
                                                   16
#define SIM SOPT5 UARTOODE WIDTH
#define SIM SOPT5 UARTOODE(x)
(((uint32 t)(((uint32 t)(x)) <<SIM SOPT5 UART0ODE SHIFT)) &SIM SOPT5 UART00
DE MASK)
#define SIM_SOPT5_UART1ODE_MASK
                                                   0x20000u
#define SIM_SOPT5_UART1ODE_SHIFT
                                                   17
#define SIM_SOPT5_UART1ODE_WIDTH
#define SIM SOPT5 UART1ODE(x)
(((uint32 t)(((uint32 t)(x))<<SIM SOPT5 UART10DE SHIFT))&SIM SOPT5 UART10
DE MASK)
#define SIM SOPT5 UART2ODE MASK
                                                   0 \times 4000011
#define SIM SOPT5 UART2ODE SHIFT
                                                   18
#define SIM_SOPT5_UART2ODE_WIDTH
#define SIM_SOPT5_UART2ODE(x)
(((uint32 t)(((uint32 t)(x))<<SIM SOPT5 UART2ODE SHIFT))&SIM SOPT5 UART2O
DE MASK)
/* SOPT7 Bit Fields */
#define SIM SOPT7 ADCOTRGSEL MASK
                                                   0xFu
#define SIM SOPT7 ADCOTRGSEL SHIFT
                                                   0
#define SIM SOPT7 ADCOTRGSEL WIDTH
#define SIM_SOPT7_ADC0TRGSEL(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT7 ADCOTRGSEL SHIFT)) &SIM SOPT7 ADCO
TRGSEL MASK)
#define SIM SOPT7 ADCOPRETRGSEL MASK
                                                  0x10u
#define SIM SOPT7 ADCOPRETRGSEL SHIFT
                                                   4
#define SIM SOPT7 ADCOPRETRGSEL WIDTH
                                                   1
```

```
#define SIM SOPT7 ADCOPRETRGSEL(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT7 ADCOPRETRGSEL SHIFT)) &SIM SOPT7 A
DCOPRETRGSEL MASK)
#define SIM_SOPT7_ADCOALTTRGEN_MASK
                                                   0x80u
#define SIM SOPT7 ADCOALTTRGEN SHIFT
#define SIM SOPT7 ADCOALTTRGEN WIDTH
#define SIM SOPT7 ADCOALTTRGEN(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT7 ADCOALTTRGEN SHIFT)) & SIM SOPT7 AD
COALTTRGEN MASK)
/* SDID Bit Fields */
#define SIM SDID PINID MASK
                                                   0xFu
#define SIM SDID PINID SHIFT
                                                   0
#define SIM SDID PINID WIDTH
#define SIM SDID PINID(x)
(((uint32 t)(((uint32 t)(x)) << SIM SDID PINID SHIFT)) & SIM SDID PINID MASK)
#define SIM SDID DIEID MASK
                                                   0xF80u
#define SIM SDID DIEID SHIFT
                                                   7
#define SIM SDID DIEID WIDTH
                                                   5
#define SIM SDID DIEID(x)
(((uint32 t)(((uint32 t)(x)) << SIM SDID DIEID SHIFT)) & SIM SDID DIEID MASK)
#define SIM SDID REVID MASK
                                                   0xF000u
#define SIM SDID REVID SHIFT
                                                   12
#define SIM_SDID_REVID_WIDTH
#define SIM SDID REVID(x)
(((uint32 t)(((uint32 t)(x)) << SIM SDID REVID SHIFT)) & SIM SDID REVID MASK)
#define SIM SDID SRAMSIZE MASK
                                                   0xF0000u
#define SIM SDID SRAMSIZE SHIFT
                                                   16
#define SIM SDID SRAMSIZE WIDTH
#define SIM SDID SRAMSIZE(x)
(((uint32 t)(((uint32 t)(x)) << SIM SDID SRAMSIZE SHIFT)) & SIM SDID SRAMSIZE
MASK)
#define SIM SDID SERIESID MASK
                                                   0xF00000u
#define SIM SDID SERIESID SHIFT
                                                   20
#define SIM SDID SERIESID WIDTH
#define SIM SDID SERIESID(x)
(((uint32 t)(((uint32 t)(x)) << SIM SDID SERIESID SHIFT))&SIM SDID SERIESID
MASK)
#define SIM SDID SUBFAMID MASK
                                                   0xF000000u
#define SIM SDID SUBFAMID SHIFT
                                                   24
#define SIM SDID SUBFAMID WIDTH
#define SIM SDID SUBFAMID(x)
(((uint32 t)(((uint32 t)(x)) << SIM SDID SUBFAMID SHIFT)) & SIM SDID SUBFAMID
MASK)
#define SIM SDID FAMID MASK
                                                   0xF0000000u
#define SIM_SDID_FAMID_SHIFT
                                                   28
#define SIM_SDID_FAMID_WIDTH
                                                   4
#define SIM SDID FAMID(x)
(((uint32 t)(((uint32 t)(x)) << SIM SDID FAMID SHIFT)) & SIM SDID FAMID MASK)
/* SCGC4 Bit Fields */
#define SIM SCGC4 I2C0 MASK
                                                   0x40u
#define SIM SCGC4 I2C0 SHIFT
                                                   6
#define SIM_SCGC4_I2C0_WIDTH
                                                   1
#define SIM SCGC4 I2C0(x)
(((uint32_t)(((uint32_t)(x)) << SIM_SCGC4_I2CO_SHIFT)) & SIM_SCGC4_I2CO_MASK)
#define SIM SCGC4 I2C1 MASK
                                                   0 \times 80 u
#define SIM SCGC4 I2C1 SHIFT
                                                   1
#define SIM SCGC4 I2C1 WIDTH
#define SIM SCGC4 I2C1(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC4 I2C1 SHIFT)) &SIM SCGC4 I2C1 MASK)
#define SIM SCGC4 UARTO MASK
                                                   0x400u
```

```
#define SIM SCGC4 UARTO SHIFT
                                                   10
#define SIM SCGC4 UARTO WIDTH
                                                   1
#define SIM_SCGC4_UART0(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC4 UARTO SHIFT)) & SIM SCGC4 UARTO MAS
#define SIM SCGC4 UART1 MASK
                                                   0x800u
#define SIM SCGC4 UART1 SHIFT
                                                   11
#define SIM SCGC4 UART1 WIDTH
#define SIM SCGC4 UART1(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC4 UART1 SHIFT)) &SIM SCGC4 UART1 MAS
#define SIM SCGC4 UART2 MASK
                                                   0x1000u
#define SIM SCGC4 UART2 SHIFT
                                                   12
                                                   1
#define SIM SCGC4 UART2 WIDTH
#define SIM SCGC4 UART2(x)
(((uint32_t)(((uint32_t)(x))<<SIM_SCGC4_UART2_SHIFT))&SIM_SCGC4_UART2_MAS
#define SIM SCGC4 USBOTG MASK
                                                   0x40000u
#define SIM SCGC4 USBOTG SHIFT
                                                   18
#define SIM SCGC4 USBOTG WIDTH
                                                   1
#define SIM SCGC4 USBOTG(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC4 USBOTG SHIFT)) & SIM SCGC4 USBOTG M
ASK)
#define SIM SCGC4 CMP MASK
                                                   0x80000u
#define SIM SCGC4 CMP SHIFT
                                                   19
#define SIM SCGC4 CMP WIDTH
                                                   1
#define SIM SCGC4 CMP(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC4 CMP SHIFT)) & SIM SCGC4 CMP MASK)
#define SIM SCGC4 SPI0 MASK
                                                   0x400000u
#define SIM SCGC4 SPIO SHIFT
                                                   22
#define SIM SCGC4 SPI0 WIDTH
                                                   1
#define SIM SCGC4 SPIO(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC4 SPIO SHIFT)) & SIM SCGC4 SPIO MASK)
#define SIM SCGC4 SPI1 MASK
                                                   0x800000u
#define SIM SCGC4 SPI1 SHIFT
                                                   23
#define SIM SCGC4 SPI1 WIDTH
#define SIM_SCGC4_SPI1(x)
(((uint32_t)(((uint32_t)(x)) << SIM_SCGC4_SPI1_SHIFT)) & SIM_SCGC4_SPI1_MASK)
/* SCGC5 Bit Fields */
#define SIM SCGC5 LPTMR MASK
                                                   0x1u
#define SIM SCGC5 LPTMR SHIFT
                                                   0
#define SIM SCGC5 LPTMR WIDTH
                                                   1
#define SIM SCGC5 LPTMR(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC5 LPTMR SHIFT)) & SIM SCGC5 LPTMR MAS
#define SIM_SCGC5_TSI_MASK
                                                   0x20u
#define SIM SCGC5 TSI SHIFT
                                                   5
#define SIM SCGC5_TSI_WIDTH
                                                   1
#define SIM SCGC5 TSI(x)
(((uint32 t)(((uint32 t)(x))<<SIM SCGC5 TSI SHIFT))&SIM SCGC5 TSI MASK)
#define SIM SCGC5 PORTA MASK
                                                   0x200u
#define SIM SCGC5 PORTA SHIFT
                                                   9
#define SIM SCGC5 PORTA WIDTH
                                                   1
#define SIM SCGC5 PORTA(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC5 PORTA SHIFT)) & SIM SCGC5 PORTA MAS
#define SIM SCGC5 PORTB MASK
                                                   0x400u
#define SIM SCGC5 PORTB SHIFT
                                                   10
#define SIM SCGC5 PORTB WIDTH
                                                   1
```

```
#define SIM SCGC5 PORTB(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC5 PORTB SHIFT)) & SIM SCGC5 PORTB MAS
#define SIM SCGC5 PORTC MASK
                                                    0x800u
#define SIM SCGC5 PORTC SHIFT
                                                    11
#define SIM SCGC5 PORTC WIDTH
#define SIM SCGC5 PORTC(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC5 PORTC SHIFT)) & SIM SCGC5 PORTC MAS
#define SIM SCGC5 PORTD MASK
                                                    0x1000u
#define SIM_SCGC5 PORTD SHIFT
                                                    12
#define SIM_SCGC5_PORTD_WIDTH
                                                    1
#define SIM SCGC5 PORTD(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC5 PORTD SHIFT)) & SIM SCGC5 PORTD MAS
K)
#define SIM SCGC5 PORTE MASK
                                                    0x2000u
#define SIM SCGC5 PORTE SHIFT
                                                   13
#define SIM SCGC5 PORTE WIDTH
                                                    1
#define SIM SCGC5 PORTE(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC5 PORTE SHIFT)) & SIM SCGC5 PORTE MAS
K)
/* SCGC6 Bit Fields */
#define SIM SCGC6 FTF MASK
                                                   0x1u
#define SIM SCGC6 FTF SHIFT
                                                    \cap
#define SIM SCGC6 FTF WIDTH
#define SIM SCGC6 FTF(x)
(((uint32 t)(((uint32 t)(x))<<SIM SCGC6 FTF SHIFT))&SIM SCGC6 FTF MASK)
#define SIM SCGC6 DMAMUX MASK
                                                   0x2u
#define SIM SCGC6 DMAMUX SHIFT
                                                    1
#define SIM SCGC6 DMAMUX WIDTH
#define SIM SCGC6 DMAMUX(x)
(((uint32 t)(((uint32 t)(x))<<SIM SCGC6 DMAMUX SHIFT))&SIM SCGC6 DMAMUX M
ASK)
#define SIM SCGC6 PIT MASK
                                                    0x800000u
#define SIM SCGC6 PIT SHIFT
                                                    2.3
#define SIM SCGC6 PIT WIDTH
#define SIM SCGC6 PIT(x)
(((uint32_t)(((uint32_t)(x)) << SIM_SCGC6_PIT_SHIFT)) &SIM_SCGC6_PIT_MASK)
#define SIM SCGC6 TPM0 MASK
                                                   0x1000000u
#define SIM SCGC6 TPM0 SHIFT
                                                    24
#define SIM SCGC6 TPM0 WIDTH
                                                    1
#define SIM SCGC6 TPM0(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC6 TPMO SHIFT)) & SIM SCGC6 TPMO MASK)
#define SIM_SCGC6_TPM1_MASK
#define SIM_SCGC6_TPM1_SHIFT
                                                    0x2000000u
                                                    25
#define SIM_SCGC6_TPM1_WIDTH
                                                    1
#define SIM SCGC6 TPM1(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC6 TPM1 SHIFT)) & SIM SCGC6 TPM1 MASK)
#define SIM SCGC6 TPM2 MASK
                                                    0x4000000u
#define SIM SCGC6 TPM2 SHIFT
                                                    26
#define SIM SCGC6 TPM2 WIDTH
#define SIM SCGC6 TPM2(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC6 TPM2 SHIFT)) & SIM SCGC6 TPM2 MASK)
#define SIM_SCGC6_ADC0_MASK
                                                   0x8000000u
#define SIM SCGC6 ADC0 SHIFT
                                                    27
#define SIM SCGC6 ADC0 WIDTH
#define SIM SCGC6 ADC0(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC6 ADC0 SHIFT)) & SIM SCGC6 ADC0 MASK)
#define SIM SCGC6 RTC MASK
                                                   0x20000000u
#define SIM SCGC6 RTC SHIFT
                                                    29
```

```
#define SIM SCGC6 RTC WIDTH
                                                   1
#define SIM SCGC6 RTC(x)
(((uint32 t)(((uint32_t)(x)) << SIM_SCGC6_RTC_SHIFT)) &SIM_SCGC6_RTC_MASK)
#define SIM_SCGC6_DAC0_MASK
                                                   0x80000000u
#define SIM SCGC6 DAC0 SHIFT
                                                   31
#define SIM SCGC6 DAC0 WIDTH
                                                   1
#define SIM SCGC6 DAC0(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC6 DAC0 SHIFT)) & SIM SCGC6 DAC0 MASK)
/* SCGC7 Bit Fields */
#define SIM SCGC7 DMA MASK
                                                   0x100u
#define SIM SCGC7 DMA SHIFT
                                                   8
#define SIM_SCGC7_DMA_WIDTH
                                                   1
#define SIM SCGC7 DMA(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC7 DMA SHIFT))&SIM SCGC7 DMA MASK)
/* CLKDIV1 Bit Fields */
#define SIM CLKDIV1 OUTDIV4 MASK
                                                   0x70000u
#define SIM CLKDIV1 OUTDIV4 SHIFT
                                                   16
#define SIM CLKDIV1 OUTDIV4 WIDTH
                                                   3
#define SIM CLKDIV1 OUTDIV4(x)
(((uint32 t)(((uint32 t)(x)) << SIM CLKDIV1 OUTDIV4 SHIFT)) &SIM CLKDIV1 OUT
DIV4 MASK)
#define SIM CLKDIV1 OUTDIV1 MASK
                                                   0xF0000000u
#define SIM CLKDIV1 OUTDIV1 SHIFT
                                                   28
#define SIM CLKDIV1 OUTDIV1 WIDTH
                                                   4
#define SIM CLKDIV1 OUTDIV1(x)
(((uint32 t)(((uint32 t)(x)) << SIM CLKDIV1 OUTDIV1 SHIFT)) & SIM CLKDIV1 OUTDIV1 SHIFT))
DIV1 MASK)
/* FCFG1 Bit Fields */
#define SIM FCFG1 FLASHDIS MASK
                                                   0x1u
#define SIM FCFG1 FLASHDIS SHIFT
                                                   1
#define SIM FCFG1 FLASHDIS WIDTH
#define SIM FCFG1 FLASHDIS(x)
(((uint32 t)(((uint32 t)(x)) << SIM FCFG1 FLASHDIS SHIFT)) & SIM FCFG1 FLASHD
IS MASK)
#define SIM FCFG1 FLASHDOZE MASK
                                                   0x2u
#define SIM FCFG1 FLASHDOZE SHIFT
                                                   1
#define SIM FCFG1 FLASHDOZE WIDTH
                                                   1
#define SIM_FCFG1_FLASHDOZE(x)
(((uint32 t)(((uint32 t)(x)) << SIM FCFG1 FLASHDOZE SHIFT)) &SIM FCFG1 FLASH
DOZE MASK)
#define SIM FCFG1 PFSIZE MASK
                                                   0xF000000u
#define SIM FCFG1 PFSIZE SHIFT
                                                   24
#define SIM_FCFG1_PFSIZE_WIDTH
#define SIM FCFG1 PFSIZE(x)
(((uint32 t)(((uint32 t)(x)) << SIM FCFG1 PFSIZE SHIFT)) &SIM FCFG1 PFSIZE M
ASK)
/* FCFG2 Bit Fields */
#define SIM FCFG2 MAXADDR0 MASK
                                                   0x7F000000u
#define SIM FCFG2 MAXADDR0 SHIFT
                                                   2.4
#define SIM FCFG2 MAXADDR0 WIDTH
                                                   7
#define SIM FCFG2 MAXADDR0(x)
(((uint32 t)(((uint32 t)(x)) << SIM FCFG2 MAXADDRO SHIFT)) & SIM FCFG2 MAXADD
R0 MASK)
/* UIDMH Bit Fields */
#define SIM UIDMH UID MASK
                                                   0xFFFFu
#define SIM UIDMH UID SHIFT
#define SIM UIDMH UID WIDTH
                                                   16
#define SIM UIDMH UID(x)
(((uint32 t)(((uint32 t)(x)) << SIM UIDMH UID SHIFT)) & SIM UIDMH UID MASK)
/* UIDML Bit Fields */
```

```
#define SIM UIDML UID MASK
                                                 0xFFFFFFFFu
#define SIM UIDML UID SHIFT
#define SIM_UIDML_UID_WIDTH
                                                 32
#define SIM_UIDML_UID(x)
(((uint32 t)(((uint32 t)(x))<<SIM UIDML UID SHIFT))&SIM UIDML UID MASK)
/* UIDL Bit Fields */
#define SIM UIDL UID MASK
                                                 0xFFFFFFFu
#define SIM UIDL UID SHIFT
                                                 0
#define SIM UIDL UID WIDTH
                                                 32
#define SIM UIDL UID(x)
(((uint32 t)(((uint32 t)(x)) << SIM UIDL UID SHIFT)) & SIM UIDL UID MASK)
/* COPC Bit Fields */
#define SIM COPC COPW MASK
                                                 0x1u
#define SIM COPC COPW SHIFT
                                                 \cap
#define SIM COPC COPW WIDTH
                                                 1
#define SIM COPC COPW(x)
(((uint32 t)(((uint32 t)(x)) << SIM COPC COPW SHIFT)) & SIM COPC COPW MASK)
#define SIM COPC COPCLKS MASK
                                                0x2u
#define SIM COPC COPCLKS SHIFT
                                                 1
#define SIM COPC COPCLKS WIDTH
                                                 1
#define SIM COPC COPCLKS(x)
(((uint32 t)(((uint32 t)(x)) << SIM COPC COPCLKS SHIFT)) & SIM COPC COPCLKS M
ASK)
#define SIM COPC COPT MASK
                                                 0xCu
#define SIM COPC COPT SHIFT
                                                 2
#define SIM COPC COPT WIDTH
                                                 2
#define SIM COPC COPT(x)
(((uint32 t)(((uint32 t)(x)) << SIM COPC COPT SHIFT)) & SIM COPC COPT MASK)
/* SRVCOP Bit Fields */
#define SIM SRVCOP SRVCOP MASK
                                                 0xFFu
#define SIM SRVCOP SRVCOP SHIFT
                                                 \cap
#define SIM SRVCOP SRVCOP WIDTH
#define SIM SRVCOP SRVCOP(x)
(((uint32 t)(((uint32 t)(x)) << SIM SRVCOP SRVCOP SHIFT))&SIM SRVCOP SRVCOP
MASK)
/*!
 * @ }
*/ /* end of group SIM Register Masks */
/* SIM - Peripheral instance base addresses */
/** Peripheral SIM base address */
                                                 (0x40047000u)
#define SIM BASE
/** Peripheral SIM base pointer */
#define SIM
                                                 ((SIM Type *)SIM BASE)
#define SIM BASE PTR
                                                 (SIM)
/** Array initializer of SIM peripheral base addresses */
#define SIM BASE ADDRS
/** Array initializer of SIM peripheral base pointers */
#define SIM BASE PTRS
                                                { SIM }
/* -----
  -- SIM - Register accessor macros
---- */
/*!
```

```
* @addtogroup SIM Register Accessor Macros SIM - Register accessor
macros
 * @ {
 */
/* SIM - Register instance definitions */
/* SIM */
                                                SIM SOPT1 REG(SIM)
#define SIM SOPT1
#define SIM SOPT1CFG
                                                SIM SOPT1CFG REG(SIM)
#define SIM SOPT2
                                                SIM SOPT2 REG(SIM)
                                                SIM SOPT4 REG(SIM)
#define SIM SOPT4
#define SIM SOPT5
                                                SIM SOPT5 REG(SIM)
#define SIM SOPT7
                                                SIM SOPT7 REG(SIM)
#define SIM SDID
                                                SIM SDID REG(SIM)
#define SIM SCGC4
                                                SIM SCGC4 REG(SIM)
#define SIM SCGC5
                                                SIM SCGC5 REG(SIM)
#define SIM SCGC6
                                                SIM SCGC6 REG(SIM)
                                                SIM SCGC7 REG(SIM)
#define SIM SCGC7
#define SIM CLKDIV1
                                                SIM CLKDIV1 REG(SIM)
#define SIM FCFG1
                                                SIM FCFG1 REG(SIM)
#define SIM FCFG2
                                                SIM FCFG2 REG(SIM)
#define SIM UIDMH
                                                SIM UIDMH REG(SIM)
#define SIM UIDML
                                                SIM UIDML REG(SIM)
#define SIM UIDL
                                                SIM UIDL REG(SIM)
                                                SIM COPC REG(SIM)
#define SIM COPC
#define SIM SRVCOP
                                                SIM SRVCOP REG(SIM)
/*!
 */ /* end of group SIM Register Accessor Macros */
/*!
 * @ }
 ^{*}/ /* end of group SIM Peripheral Access Layer ^{*}/
_____
  -- SMC Peripheral Access Layer
  ______
---- */
 * @addtogroup SMC Peripheral Access Layer SMC Peripheral Access Layer
 * @ {
 */
/** SMC - Register Layout Typedef */
typedef struct {
  ___IO uint8 t PMPROT;
                                                  /**< Power Mode
Protection register, offset: 0x0 */
  __IO uint8_t PMCTRL;
                                                  /**< Power Mode
Control register, offset: 0x1 */
 IO uint8 t STOPCTRL;
                                                  /**< Stop Control
Register, offset: 0x2 */
 I uint8 t PMSTAT;
                                                  /**< Power Mode Status
register, offset: 0x3 */
} SMC Type, *SMC MemMapPtr;
```

```
-- SMC - Register accessor macros
---- */
 * @addtogroup SMC Register Accessor Macros SMC - Register accessor
macros
* @{
 */
/* SMC - Register accessors */
#define SMC PMPROT REG(base)
                                                 ((base)->PMPROT)
#define SMC PMCTRL REG(base)
                                                  ((base)->PMCTRL)
#define SMC STOPCTRL REG(base)
                                                  ((base)->STOPCTRL)
#define SMC PMSTAT REG(base)
                                                   ((base) ->PMSTAT)
/*!
* @ }
 */ /* end of group SMC_Register_Accessor_Macros */
_____
   -- SMC Register Masks
---- */
/*!
 * @addtogroup SMC Register Masks SMC Register Masks
 * @ {
 */
/* PMPROT Bit Fields */
#define SMC PMPROT AVLLS MASK
                                                  0x2u
#define SMC PMPROT AVLLS SHIFT
#define SMC PMPROT AVLLS WIDTH
#define SMC PMPROT AVLLS(x)
(((uint8 t)(((uint8 t)(x)) << SMC PMPROT AVLLS SHIFT)) & SMC PMPROT AVLLS MAS
#define SMC PMPROT ALLS MASK
                                                  0x8u
#define SMC_PMPROT_ALLS_SHIFT
                                                   3
#define SMC_PMPROT_ALLS_WIDTH
#define SMC PMPROT ALLS(x)
(((uint8 t) (((uint8 t) (x)) << SMC PMPROT ALLS SHIFT)) &SMC PMPROT ALLS MASK)
#define SMC PMPROT AVLP MASK
                                                  0x20u
#define SMC PMPROT AVLP SHIFT
#define SMC PMPROT AVLP WIDTH
#define SMC PMPROT AVLP(x)
(((uint8 t) (((uint8 t) (x)) << SMC PMPROT AVLP SHIFT)) & SMC PMPROT AVLP MASK)
/* PMCTRL Bit Fields */
#define SMC PMCTRL STOPM MASK
                                                  0x7u
#define SMC PMCTRL STOPM SHIFT
                                                  \cap
#define SMC PMCTRL STOPM WIDTH
                                                   3
#define SMC PMCTRL STOPM(x)
(((uint8 t)(((uint8 t)(x)) << SMC PMCTRL STOPM SHIFT)) \&SMC PMCTRL STOPM MAS
K)
```

```
0x8u
#define SMC PMCTRL STOPA MASK
#define SMC PMCTRL STOPA_SHIFT
                                                 3
#define SMC_PMCTRL_STOPA_WIDTH
                                                 1
#define SMC_PMCTRL_STOPA(x)
(((uint8 t)(((uint8 t)(x)) << SMC PMCTRL STOPA SHIFT)) & SMC PMCTRL STOPA MAS
#define SMC PMCTRL RUNM MASK
                                                 0x60u
#define SMC PMCTRL RUNM SHIFT
                                                 5
#define SMC PMCTRL RUNM WIDTH
                                                 2
#define SMC PMCTRL RUNM(x)
(((uint8 t) (((uint8 t) (x)) << SMC PMCTRL RUNM SHIFT)) & SMC PMCTRL RUNM MASK)
/* STOPCTRL Bit Fields */
#define SMC STOPCTRL VLLSM MASK
                                                 0x7u
#define SMC STOPCTRL_VLLSM_SHIFT
                                                 \cap
#define SMC STOPCTRL VLLSM WIDTH
                                                 3
#define SMC STOPCTRL VLLSM(x)
(((uint8_t)(((uint8_t)(x)) << SMC_STOPCTRL_VLLSM_SHIFT)) &SMC_STOPCTRL_VLLSM
MASK)
#define SMC STOPCTRL PORPO MASK
                                                 0x20u
#define SMC STOPCTRL PORPO SHIFT
#define SMC_STOPCTRL_PORPO_WIDTH
#define SMC STOPCTRL PORPO(x)
(((uint8_t)(((uint8_t)(x)) << SMC STOPCTRL PORPO SHIFT)) &SMC STOPCTRL PORPO
#define SMC STOPCTRL PSTOPO MASK
                                                 0xC0u
#define SMC STOPCTRL PSTOPO SHIFT
                                                 6
#define SMC STOPCTRL PSTOPO WIDTH
                                                 2
#define SMC STOPCTRL PSTOPO(x)
(((uint8 t)(((uint8 t)(x)) << SMC STOPCTRL PSTOPO SHIFT)) &SMC STOPCTRL PSTO
PO MASK)
/* PMSTAT Bit Fields */
#define SMC PMSTAT PMSTAT MASK
                                                 0x7Fu
#define SMC PMSTAT PMSTAT SHIFT
#define SMC PMSTAT PMSTAT WIDTH
#define SMC PMSTAT PMSTAT(x)
(((uint8_t)(((uint8_t)(x)) << SMC_PMSTAT_PMSTAT_SHIFT)) &SMC_PMSTAT_PMSTAT_M
ASK)
/*!
* @ }
*/ /* end of group SMC Register Masks */
/* SMC - Peripheral instance base addresses */
/** Peripheral SMC base address */
#define SMC BASE
                                                (0x4007E000u)
/** Peripheral SMC base pointer */
                                                 ((SMC Type *)SMC BASE)
#define SMC
#define SMC BASE PTR
/** Array initializer of SMC peripheral base addresses */
#define SMC BASE ADDRS
                                                { SMC BASE }
/** Array initializer of SMC peripheral base pointers */
#define SMC BASE PTRS
                                                { SMC }
/* -----
  -- SMC - Register accessor macros
---- */
```

```
* @addtogroup SMC Register Accessor Macros SMC - Register accessor
macros
* @ {
*/
/* SMC - Register instance definitions */
/* SMC */
#define SMC PMPROT
                                        SMC PMPROT REG(SMC)
#define SMC_PMCTRL
                                        SMC PMCTRL REG(SMC)
#define SMC_STOPCTRL
                                        SMC STOPCTRL REG(SMC)
#define SMC PMSTAT
                                         SMC PMSTAT REG(SMC)
/*!
* @ }
*/ /* end of group SMC_Register_Accessor_Macros */
/*!
* @ }
*/ /* end of group SMC Peripheral Access Layer */
/* -----
  -- SPI Peripheral Access Layer
  ______
----- */
/*!
* @addtogroup SPI Peripheral Access Layer SPI Peripheral Access Layer
* @ {
*/
/** SPI - Register Layout Typedef */
typedef struct {
 __IO uint8_t C1;
                                          /**< SPI control
register 1, offset: 0x0 */
 IO uint8 t C2;
                                          /**< SPI control
register 2, offset: 0x1 */
 IO uint8 t BR;
                                          /**< SPI baud rate
register, offset: 0x2 */
 IO uint8 t S;
                                          /**< SPI status
register, of \overline{f} set: 0x3 */
    uint8_t RESERVED_0[1];
   IO uint8_t D;
                                          /**< SPI data
register, offset: 0x5 */
     uint8 t RESERVED 1[1];
  IO uint8 t M;
                                          /**< SPI match
register, offset: 0x7 */
} SPI Type, *SPI MemMapPtr;
/* -----
  -- SPI - Register accessor macros
  ______
---- */
/*!
```

```
* @addtogroup SPI Register Accessor Macros SPI - Register accessor
macros
 * @ {
 */
/* SPI - Register accessors */
#define SPI C1 REG(base)
                                                   ((base) -> C1)
#define SPI C2 REG(base)
                                                   ((base) -> C2)
#define SPI BR REG(base)
                                                   ((base) ->BR)
#define SPI_S_REG(base)
                                                   ((base) ->S)
#define SPI D REG(base)
                                                   ((base)->D)
#define SPI M REG(base)
                                                   ((base) ->M)
/*!
* @ }
 */ /* end of group SPI Register Accessor Macros */
  -- SPI Register Masks
---- */
/*!
 * @addtogroup SPI Register Masks SPI Register Masks
 * @ {
 */
/* C1 Bit Fields */
#define SPI C1 LSBFE MASK
                                                   0x1u
#define SPI C1 LSBFE SHIFT
#define SPI C1 LSBFE WIDTH
#define SPI C1 LSBFE(x)
(((uint8 t)(((uint8 t)(x)) << SPI C1 LSBFE SHIFT)) & SPI C1 LSBFE MASK)
#define SPI_C1_SSOE_MASK
                                                   0x2u
#define SPI_C1_SSOE_SHIFT
                                                   1
#define SPI_C1_SSOE_WIDTH
                                                   1
#define SPI C1 SSOE(x)
(((uint8 t) (((uint8 t)(x)) << SPI C1 SSOE SHIFT)) & SPI C1 SSOE MASK)
#define SPI C1 CPHA MASK
                                                   0x4u
#define SPI C1 CPHA SHIFT
                                                   2
#define SPI C1 CPHA WIDTH
                                                   1
#define SPI_C1_CPHA(x)
(((uint8_t)(((uint8_t)(x)) << SPI_C1_CPHA_SHIFT)) &SPI_C1_CPHA_MASK)
#define SPI C1 CPOL MASK
                                                   0x8u
#define SPI C1 CPOL_SHIFT
                                                   3
#define SPI C1 CPOL WIDTH
#define SPI C1 CPOL(x)
(((uint8 t)(((uint8 t)(x))<<SPI C1 CPOL SHIFT))&SPI C1 CPOL MASK)
#define SPI C1 MSTR MASK
                                                   0x10u
#define SPI_C1_MSTR_SHIFT
                                                   4
#define SPI_C1_MSTR_WIDTH
#define SPI C1 MSTR(x)
(((uint8 t) (((uint8 t)(x)) << SPI C1 MSTR SHIFT)) & SPI C1 MSTR MASK)
#define SPI C1 SPTIE MASK
                                                   0x20u
#define SPI C1 SPTIE SHIFT
                                                   5
#define SPI C1 SPTIE WIDTH
                                                   1
```

```
#define SPI C1 SPTIE(x)
(((uint8 t)(((uint8 t)(x)) << SPI C1 SPTIE SHIFT)) & SPI C1 SPTIE MASK)
#define SPI_C1_SPE_MASK
#define SPI_C1_SPE_SHIFT
                                                   6
#define SPI C1 SPE WIDTH
                                                   1
#define SPI C1 SPE(x)
(((uint8 t)(((uint8 t)(x)) << SPI C1 SPE SHIFT)) & SPI C1 SPE MASK)
#define SPI C1 SPIE MASK
                                                   0x80u
#define SPI C1 SPIE SHIFT
                                                   7
#define SPI C1 SPIE WIDTH
                                                   1
#define SPI C1 SPIE(x)
(((uint8 t)(((uint8 t)(x)) << SPI C1 SPIE SHIFT)) & SPI C1 SPIE MASK)
/* C2 Bit Fields */
#define SPI C2 SPC0 MASK
                                                   0x1u
#define SPI C2 SPC0 SHIFT
                                                   0
#define SPI C2 SPC0 WIDTH
                                                   1
#define SPI C2 SPC0(x)
(((uint8 t)((uint8 t)(x)) << SPI C2 SPC0 SHIFT)) & SPI C2 SPC0 MASK)
#define SPI C2 SPISWAI MASK
                                                   0x2u
#define SPI_C2_SPISWAI_SHIFT
                                                   1
#define SPI C2 SPISWAI WIDTH
#define SPI C2 SPISWAI(x)
(((uint8 t)(((uint8 t)(x)) << SPI C2 SPISWAI SHIFT)) & SPI C2 SPISWAI MASK)
#define SPI C2 RXDMAE MASK
                                                   0x4u
#define SPI C2 RXDMAE SHIFT
                                                   2
#define SPI C2 RXDMAE WIDTH
                                                   1
#define SPI C2 RXDMAE(x)
(((uint8 t)(((uint8 t)(x)) << SPI C2 RXDMAE SHIFT)) &SPI C2 RXDMAE MASK)
#define SPI C2 BIDIROE MASK
                                                   0x8u
#define SPI C2 BIDIROE SHIFT
                                                   3
                                                   1
#define SPI C2 BIDIROE WIDTH
#define SPI C2 BIDIROE(x)
(((uint8 t)(((uint8 t)(x)) << SPI C2 BIDIROE SHIFT)) & SPI C2 BIDIROE MASK)
#define SPI C2 MODFEN MASK
                                                   0x10u
#define SPI C2 MODFEN SHIFT
                                                   4
#define SPI_C2_MODFEN_WIDTH
                                                   1
#define SPI_C2_MODFEN(x)
(((uint8_t)(((uint8_t)(x)) << PI_C2_MODFEN_SHIFT)) & SPI_C2_MODFEN_MASK)
#define SPI C2 TXDMAE MASK
                                                   0x20u
#define SPI C2 TXDMAE SHIFT
                                                   5
#define SPI C2 TXDMAE WIDTH
                                                   1
#define SPI C2 TXDMAE(x)
(((uint8 t)(((uint8 t)(x)) << SPI C2 TXDMAE SHIFT)) & SPI C2 TXDMAE MASK)
#define SPI C2 SPMIE MASK
                                                   0x80u
#define SPI_C2_SPMIE_SHIFT
                                                   7
#define SPI_C2_SPMIE_WIDTH
                                                   1
#define SPI C2 SPMIE(x)
(((uint8 t)(((uint8 t)(x))<<SPI C2 SPMIE SHIFT))&SPI C2 SPMIE MASK)
/* BR Bit Fields */
#define SPI BR SPR MASK
                                                   0xFu
#define SPI BR SPR SHIFT
                                                   0
#define SPI BR SPR WIDTH
                                                   4
#define SPI BR SPR(x)
(((uint8 t)(((uint8 t)(x))<<SPI BR SPR SHIFT))&SPI BR SPR MASK)
#define SPI BR SPPR MASK
                                                   0x70u
#define SPI BR SPPR SHIFT
                                                   4
                                                   3
#define SPI BR SPPR WIDTH
#define SPI BR SPPR(x)
(((uint8 t)(((uint8 t)(x))<<SPI BR SPPR SHIFT))&SPI BR SPPR MASK)
/* S Bit Fields */
```

```
#define SPI_S_MODF_MASK
                                                 0x10u
#define SPI S MODF SHIFT
#define SPI_S_MODF_WIDTH #define SPI_S_MODF(x)
                                                  1
(((uint8 t)(((uint8 t)(x)) << SPI S MODF SHIFT)) & SPI S MODF MASK)
                                                 0x20u
#define SPI S SPTEF MASK
#define SPI S SPTEF SHIFT
                                                  5
#define SPI S SPTEF WIDTH
                                                  1
#define SPI S SPTEF(x)
(((uint8 t) (((uint8 t) (x)) << SPI_S_SPTEF_SHIFT)) &SPI_S_SPTEF_MASK)
#define SPI S SPMF MASK
                                                 0 \times 4011
#define SPI_S_SPMF_SHIFT
                                                  6
#define SPI_S_SPMF_WIDTH
#define SPI S SPMF(x)
(((uint8_t)(((uint8_t)(x))<<SPI_S_SPMF_SHIFT))&SPI_S_SPMF_MASK)
#define SPI S SPRF MASK
#define SPI S SPRF SHIFT
                                                 7
#define SPI S SPRF WIDTH
                                                  1
#define SPI S SPRF(x)
(((uint8 t)(((uint8 t)(x))<<SPI S SPRF SHIFT))&SPI S SPRF MASK)
/* D Bit Fields */
#define SPI D Bits MASK
                                                 0×FF11
#define SPI D Bits SHIFT
                                                  \cap
#define SPI D Bits WIDTH
                                                  8
#define SPI D Bits(x)
(((uint8 t)(((uint8 t)(x)) << SPI D Bits SHIFT)) & SPI D Bits MASK)
/* M Bit Fields */
#define SPI M Bits MASK
                                                  0xFFu
#define SPI M Bits SHIFT
                                                  0
#define SPI M Bits WIDTH
#define SPI M Bits(x)
(((uint8 t)(((uint8 t)(x))<<SPI M Bits SHIFT))&SPI M Bits MASK)
/*!
* @ }
*/ /* end of group SPI Register Masks */
/* SPI - Peripheral instance base addresses */
/** Peripheral SPIO base address */
#define SPI0 BASE
                                                  (0x40076000u)
/** Peripheral SPIO base pointer */
#define SPI0
                                                  ((SPI Type *)SPIO BASE)
#define SPIO BASE PTR
                                                  (SPIO)
/** Peripheral SPI1 base address */
                                                  (0x40077000u)
#define SPI1 BASE
/** Peripheral SPI1 base pointer */
                                                  ((SPI Type *)SPI1_BASE)
#define SPI1
#define SPI1 BASE PTR
/** Array initializer of SPI peripheral base addresses */
#define SPI BASE ADDRS
                                                 { SPIO BASE, SPI1 BASE }
/** Array initializer of SPI peripheral base pointers */
#define SPI BASE PTRS
                                                 { SPIO, SPI1 }
/* -----
  -- SPI - Register accessor macros
---- */
```

```
/*!
* @addtogroup SPI Register Accessor Macros SPI - Register accessor
macros
 * @ {
*/
/* SPI - Register instance definitions */
/* SPIO */
#define SPI0 C1
                                              SPI C1 REG(SPI0)
                                              SPI C2 REG(SPIO)
#define SPIO C2
#define SPI0 BR
                                              SPI BR REG(SPI0)
                                              SPI S REG(SPI0)
#define SPI0 S
#define SPI0 D
                                              SPI D REG(SPI0)
#define SPI0 M
                                              SPI M REG(SPIO)
/* SPI1 */
                                              SPI C1 REG(SPI1)
#define SPI1 C1
#define SPI1 C2
                                              SPI C2 REG(SPI1)
#define SPI1 BR
                                              SPI BR REG(SPI1)
                                              SPI S REG(SPI1)
#define SPI1 S
#define SPI1 D
                                              SPI_D_REG(SPI1)
#define SPI1 M
                                              SPI M REG(SPI1)
/*!
* @ }
 ^{\star}/ /* end of group SPI Register Accessor Macros ^{\star}/
/*!
* @ }
 */ /* end of group SPI Peripheral Access Layer */
/* -----
  -- TPM Peripheral Access Layer
  ______
---- */
/*!
* @addtogroup TPM Peripheral Access Layer TPM Peripheral Access Layer
 * @ {
/** TPM - Register Layout Typedef */
typedef struct {
  IO uint32 t SC;
                                                /**< Status and
Control, offset: 0x0 */
  IO uint32 t CNT;
                                                /**< Counter, offset:
0x4 */
  IO uint32 t MOD;
                                                /**< Modulo, offset:
0x8 */
                                                /* offset: 0xC, array
 struct {
step: 0x8 */
    IO uint32 t CnSC;
                                                  /** < Channel (n)
Status and Control, array offset: 0xC, array step: 0x8 */
  IO uint32 t CnV;
                                                 /**< Channel (n)
Value, array offset: 0x10, array step: 0x8 */
  } CONTROLS[6];
      uint8 t RESERVED 0[20];
```

```
__IO uint32_t STATUS;
                                            /**< Capture and
Compare Status, offset: 0x50 */
     uint8 t RESERVED 1[48];
  _IO uint32_t CONF;
                                             /**< Configuration,
offset: 0x84 */
} TPM Type, *TPM MemMapPtr;
/* -----
  -- TPM - Register accessor macros
---- */
/*!
* @addtogroup TPM Register Accessor Macros TPM - Register accessor
* @ {
 */
/* TPM - Register accessors */
#define TPM SC REG(base)
                                           ((base)->SC)
#define TPM CNT REG(base)
                                            ((base) ->CNT)
#define TPM MOD REG(base)
                                            ((base)->MOD)
#define TPM CnSC REG(base,index)
                                            ((base)-
>CONTROLS[index].CnSC)
#define TPM CnSC COUNT
#define TPM CnV REG(base,index)
                                           ((base)-
>CONTROLS[index].CnV)
#define TPM CnV COUNT
#define TPM STATUS REG(base)
                                           ((base)->STATUS)
#define TPM CONF REG(base)
                                           ((base)->CONF)
/*!
* @ }
^{*}/ /* end of group TPM Register Accessor Macros ^{*}/
/* -----
_____
  -- TPM Register Masks
  ______
---- */
 * @addtogroup TPM Register Masks TPM Register Masks
 * @ {
*/
/* SC Bit Fields */
#define TPM SC PS MASK
                                           0x7u
#define TPM SC PS SHIFT
#define TPM_SC_PS_WIDTH
#define TPM_SC_PS(x)
(((uint32_t)(((uint32_t)(x))<<TPM_SC_PS_SHIFT))&TPM_SC_PS_MASK)
#define TPM_SC_CMOD_MASK
                                           0x18u
#define TPM SC CMOD SHIFT
                                           3
#define TPM SC CMOD WIDTH
#define TPM SC CMOD(x)
(((uint32 t)(((uint32 t)(x))<<TPM SC CMOD SHIFT))&TPM SC CMOD MASK)
```

```
#define TPM SC CPWMS MASK
                                                   0x20u
#define TPM SC CPWMS SHIFT
                                                   5
#define TPM_SC_CPWMS_WIDTH
                                                   1
#define TPM_SC_CPWMS(x)
(((uint32 t)(((uint32 t)(x))<<TPM SC CPWMS SHIFT))&TPM SC CPWMS MASK)
#define TPM SC TOIE MASK
                                                   0x40u
#define TPM SC TOIE SHIFT
                                                   6
#define TPM SC TOIE WIDTH
                                                   1
#define TPM SC TOIE(x)
(((uint32 t)(((uint32 t)(x))<<TPM SC TOIE SHIFT))&TPM SC TOIE MASK)
#define TPM SC TOF MASK
                                                   0 \times 8011
#define TPM_SC_TOF_SHIFT
                                                   7
#define TPM_SC_TOF_WIDTH
#define TPM SC TOF(x)
(((uint32 t)(((uint32 t)(x))<<TPM SC TOF SHIFT))&TPM SC TOF MASK)
#define TPM SC DMA MASK
#define TPM SC DMA SHIFT
                                                   8
#define TPM SC DMA WIDTH
                                                   1
#define TPM SC DMA(x)
(((uint32 t)(((uint32 t)(x))<<TPM SC DMA SHIFT))&TPM SC DMA MASK)
/* CNT Bit Fields */
#define TPM CNT COUNT MASK
                                                   0xFFFFu
#define TPM CNT COUNT SHIFT
                                                   \cap
#define TPM CNT COUNT WIDTH
                                                   16
#define TPM CNT COUNT(x)
(((uint32 t)(((uint32 t)(x))<<TPM CNT COUNT SHIFT))&TPM CNT COUNT MASK)
/* MOD Bit Fields */
#define TPM MOD MOD MASK
                                                   0xFFFFu
#define TPM MOD MOD SHIFT
                                                   0
#define TPM MOD MOD WIDTH
                                                   16
#define TPM MOD MOD(x)
(((uint32 t)(((uint32 t)(x))<<TPM MOD MOD SHIFT))&TPM MOD MOD MASK)
/* CnSC Bit Fields */
#define TPM CnSC DMA MASK
                                                   0x1u
#define TPM CnSC DMA SHIFT
                                                   \cap
#define TPM CnSC DMA WIDTH
                                                   1
#define TPM_CnSC_DMA(x)
(((uint32_t)(((uint32_t)(x)) << TPM_CnSC_DMA_SHIFT)) & TPM_CnSC_DMA_MASK)
#define TPM CnSC ELSA MASK
                                                   0x4u
#define TPM CnSC ELSA SHIFT
                                                   2
#define TPM CnSC ELSA WIDTH
                                                   1
#define TPM CnSC ELSA(x)
(((uint32 t)(((uint32 t)(x)) << TPM CnSC ELSA SHIFT))&TPM CnSC ELSA MASK)
#define TPM_CnSC_ELSB_MASK
#define TPM_CnSC_ELSB_SHIFT
                                                   0x8u
                                                   3
#define TPM_CnSC_ELSB_WIDTH
                                                   1
#define TPM CnSC_ELSB(x)
(((uint32 t)(((uint32 t)(x))<<TPM CnSC ELSB SHIFT))&TPM CnSC ELSB MASK)
#define TPM CnSC MSA MASK
                                                   0x10u
#define TPM CnSC MSA SHIFT
#define TPM CnSC MSA WIDTH
#define TPM CnSC MSA(x)
(((uint32 t)(((uint32 t)(x))<<TPM CnSC MSA SHIFT))&TPM CnSC MSA MASK)
#define TPM_CnSC_MSB_MASK
                                                   0x20u
#define TPM_CnSC_MSB_SHIFT
                                                   5
#define TPM CnSC MSB WIDTH
                                                   1
#define TPM CnSC MSB(x)
(((uint32 t)(((uint32 t)(x))<<TPM CnSC MSB SHIFT))&TPM CnSC MSB MASK)
#define TPM CnSC CHIE MASK
                                                   0x40u
#define TPM CnSC CHIE SHIFT
                                                   6
```

```
#define TPM CnSC CHIE WIDTH
                                                   1
#define TPM CnSC CHIE(x)
(((uint32_t)(((uint32_t)(x))<<TPM_CnSC_CHIE_SHIFT))&TPM_CnSC_CHIE_MASK)
#define TPM_CnSC_CHF_MASK
                                                   0x80u
#define TPM CnSC CHF SHIFT
                                                   1
#define TPM CnSC CHF WIDTH
#define TPM CnSC CHF(x)
(((uint32 t)(((uint32 t)(x))<<TPM CnSC CHF SHIFT))&TPM CnSC CHF MASK)
/* CnV Bit Fields */
#define TPM CnV VAL MASK
                                                   0xFFFFu
#define TPM_CnV_VAL_SHIFT
                                                   \cap
#define TPM_CnV_VAL_WIDTH
                                                   16
#define TPM CnV VAL(x)
(((uint32 t)(((uint32 t)(x))<<TPM CnV VAL SHIFT))&TPM CnV VAL MASK)
/* STATUS Bit Fields */
#define TPM STATUS CHOF MASK
                                                   0x1u
#define TPM STATUS CHOF SHIFT
                                                   0
#define TPM STATUS CHOF WIDTH
                                                   1
#define TPM STATUS CHOF(x)
(((uint32 t)(((uint32 t)(x))<<TPM STATUS CHOF SHIFT))&TPM STATUS CHOF MAS
K)
#define TPM STATUS CH1F MASK
                                                   0x2u
#define TPM STATUS CH1F SHIFT
                                                   1
#define TPM STATUS CH1F WIDTH
                                                   1
#define TPM STATUS CH1F(x)
(((uint32 t)(((uint32 t)(x))<<TPM STATUS CH1F SHIFT))&TPM STATUS CH1F MAS
K)
#define TPM STATUS CH2F MASK
                                                   0x4u
#define TPM STATUS CH2F SHIFT
                                                   2
#define TPM STATUS CH2F WIDTH
#define TPM STATUS CH2F(x)
(((uint32_t)(((uint32_t)(x)) << TPM STATUS CH2F SHIFT)) & TPM STATUS CH2F MAS
#define TPM STATUS CH3F MASK
                                                   0x8u
#define TPM STATUS CH3F SHIFT
                                                   3
#define TPM STATUS CH3F WIDTH
                                                   1
#define TPM STATUS CH3F(x)
(((uint32 t)(((uint32 t)(x))<<TPM STATUS CH3F SHIFT))&TPM STATUS CH3F MAS
#define TPM STATUS CH4F MASK
                                                   0x10u
#define TPM STATUS CH4F SHIFT
                                                   4
                                                   1
#define TPM STATUS CH4F WIDTH
#define TPM STATUS CH4F(x)
(((uint32 t)(((uint32 t)(x))<<TPM STATUS CH4F SHIFT))&TPM STATUS CH4F MAS
#define TPM_STATUS_CH5F_MASK
                                                   0x20u
#define TPM STATUS CH5F SHIFT
                                                   5
                                                   1
#define TPM STATUS CH5F WIDTH
#define TPM STATUS CH5F(x)
(((uint32 t)(((uint32 t)(x)) \le TPM STATUS CH5F SHIFT)) & TPM STATUS CH5F MAS
K)
#define TPM STATUS TOF MASK
                                                   0x100u
#define TPM STATUS TOF SHIFT
                                                   8
#define TPM_STATUS_TOF_WIDTH
                                                   1
#define TPM STATUS TOF(x)
(((uint32 t)(((uint32 t)(x)) << TPM STATUS TOF SHIFT)) & TPM STATUS TOF MASK)
/* CONF Bit Fields */
#define TPM CONF DOZEEN MASK
                                                   0x20u
#define TPM CONF DOZEEN SHIFT
                                                   5
#define TPM CONF DOZEEN WIDTH
                                                   1
```

```
#define TPM CONF DOZEEN(x)
(((uint32 t)(((uint32 t)(x)) << TPM CONF DOZEEN SHIFT))&TPM CONF DOZEEN MAS
#define TPM CONF DBGMODE MASK
                                                  0xC0u
#define TPM CONF DBGMODE SHIFT
                                                  6
#define TPM CONF DBGMODE WIDTH
                                                  2
#define TPM CONF DBGMODE(x)
(((uint32 t)(((uint32 t)(x))<<TPM CONF DBGMODE SHIFT))&TPM CONF DBGMODE M
#define TPM CONF GTBEEN MASK
                                                  0x200u
#define TPM CONF GTBEEN SHIFT
                                                  9
#define TPM_CONF_GTBEEN_WIDTH
                                                   1
#define TPM CONF GTBEEN(x)
(((uint32 t)(((uint32 t)(x)) << TPM CONF GTBEEN SHIFT))&TPM CONF GTBEEN MAS
K)
#define TPM CONF CSOT MASK
                                                  0x10000u
#define TPM CONF CSOT SHIFT
                                                  16
#define TPM CONF CSOT WIDTH
                                                  1
#define TPM CONF CSOT(x)
(((uint32 t)(((uint32 t)(x))<<TPM CONF CSOT SHIFT))&TPM CONF CSOT MASK)
#define TPM CONF CSOO MASK
                                                  0x20000u
#define TPM CONF CSOO SHIFT
                                                  17
#define TPM CONF CSOO WIDTH
                                                  1
#define TPM CONF CSOO(x)
(((uint32 t)(((uint32 t)(x)) << TPM CONF CSOO SHIFT))&TPM CONF CSOO MASK)
#define TPM CONF CROT MASK
                                                  0x40000u
#define TPM CONF CROT SHIFT
                                                  18
#define TPM CONF CROT WIDTH
#define TPM CONF CROT(x)
(((uint32_t)(((uint32_t)(x))<<TPM CONF CROT SHIFT))&TPM CONF CROT MASK)
#define TPM CONF TRGSEL MASK
                                                  0xF000000u
#define TPM CONF TRGSEL SHIFT
                                                  24
#define TPM CONF TRGSEL WIDTH
                                                   4
#define TPM CONF_TRGSEL(x)
(((uint32 t)(((uint32 t)(x)) << TPM CONF TRGSEL SHIFT)) & TPM CONF TRGSEL MAS
K)
/*!
* @ }
*/ /* end of group TPM Register Masks */
/* TPM - Peripheral instance base addresses */
/** Peripheral TPMO base address */
#define TPM0 BASE
                                                   (0x40038000u)
/** Peripheral TPMO base pointer */
#define TPM0
                                                   ((TPM Type *)TPM0 BASE)
#define TPM0 BASE PTR
                                                   (TPM0)
/** Peripheral TPM1 base address */
#define TPM1 BASE
                                                   (0x40039000u)
/** Peripheral TPM1 base pointer */
#define TPM1
                                                   ((TPM Type *)TPM1 BASE)
#define TPM1 BASE PTR
                                                   (TPM1)
/** Peripheral TPM2 base address */
#define TPM2 BASE
                                                   (0x4003A000u)
/** Peripheral TPM2 base pointer */
#define TPM2
                                                   ((TPM Type *)TPM2 BASE)
#define TPM2 BASE PTR
/** Array initializer of TPM peripheral base addresses */
```

```
#define TPM_BASE_ADDRS
                                                 { TPMO BASE, TPM1 BASE,
TPM2 BASE }
/** Array initializer of TPM peripheral base pointers */
#define TPM BASE PTRS
                                                { TPM0, TPM1, TPM2 }
/* ______
_____
  -- TPM - Register accessor macros
____ */
/*!
 * @addtogroup TPM Register Accessor Macros TPM - Register accessor
macros
* @ {
* /
/* TPM - Register instance definitions */
/* TPM0 */
#define TPM0 SC
                                                 TPM SC REG(TPM0)
#define TPM0 CNT
                                                 TPM CNT REG(TPM0)
#define TPM0 MOD
                                                TPM MOD REG(TPM0)
                                                 TPM CnSC REG(TPM0,0)
#define TPM0 COSC
#define TPM0 COV
                                                 TPM CnV REG(TPM0,0)
#define TPM0 C1SC
                                                TPM CnSC REG(TPM0,1)
#define TPM0 C1V
                                                 TPM CnV REG(TPM0,1)
#define TPM0 C2SC
                                                 TPM CnSC REG(TPM0,2)
#define TPM0 C2V
                                                 TPM CnV REG(TPM0,2)
#define TPM0 C3SC
                                                 TPM CnSC REG(TPM0,3)
#define TPM0 C3V
                                                 TPM CnV REG(TPM0,3)
                                                 TPM CnSC REG(TPM0, 4)
#define TPM0 C4SC
#define TPM0 C4V
                                                 TPM CnV REG(TPM0,4)
#define TPM0 C5SC
                                                 TPM CnSC REG(TPM0,5)
#define TPM0 C5V
                                                 TPM CnV REG(TPM0,5)
#define TPM0 STATUS
                                                 TPM STATUS REG(TPM0)
#define TPM0 CONF
                                                 TPM CONF REG(TPM0)
/* TPM1 */
#define TPM1 SC
                                                 TPM SC REG(TPM1)
                                                 TPM CNT REG(TPM1)
#define TPM1 CNT
#define TPM1 MOD
                                                 TPM MOD REG(TPM1)
#define TPM1 COSC
                                                 TPM CnSC REG(TPM1,0)
#define TPM1 COV
                                                 TPM CnV REG(TPM1,0)
#define TPM1 C1SC
                                                 TPM CnSC REG(TPM1,1)
                                                 TPM_CnV REG(TPM1,1)
#define TPM1 C1V
#define TPM1_STATUS
                                                 TPM STATUS REG(TPM1)
#define TPM1 CONF
                                                 TPM CONF REG(TPM1)
/* TPM2 */
#define TPM2 SC
                                                 TPM SC REG(TPM2)
#define TPM2 CNT
                                                 TPM CNT REG(TPM2)
                                                 TPM MOD REG(TPM2)
#define TPM2 MOD
#define TPM2 COSC
                                                 TPM CnSC REG(TPM2,0)
#define TPM2 COV
                                                 TPM CnV REG(TPM2,0)
                                                 TPM CnSC REG(TPM2,1)
#define TPM2_C1SC
                                                TPM CnV REG(TPM2,1)
#define TPM2 C1V
#define TPM2 STATUS
                                                TPM STATUS REG(TPM2)
#define TPM2 CONF
                                                TPM CONF REG(TPM2)
/* TPM - Register array accessors */
#define TPM0 CnSC(index)
                                                 TPM CnSC REG(TPM0, index)
```

```
#define TPM1 CnSC(index)
                                          TPM CnSC REG(TPM1, index)
#define TPM2_CnSC(index)
                                           TPM CnSC REG(TPM2, index)
#define TPM0_CnV(index)
                                           TPM_CnV_REG(TPM0,index)
#define TPM1_CnV(index)
                                           TPM_CnV_REG(TPM1,index)
#define TPM2 CnV(index)
                                           TPM CnV REG(TPM2, index)
/*!
* @ }
 */ /* end of group TPM Register Accessor Macros */
/*!
* @ }
*/ /* end of group TPM Peripheral Access Layer */
/* -----
  -- TSI Peripheral Access Layer
  ______
---- */
/*!
* @addtogroup TSI Peripheral Access Layer TSI Peripheral Access Layer
* @ {
* /
/** TSI - Register Layout Typedef */
typedef struct {
  IO uint32 t GENCS;
                                            /**< TSI General
Control and Status Register, offset: 0x0 */
                                            /**< TSI DATA
 IO uint32 t DATA;
Register, offset: 0x4 */
 IO uint32 t TSHD;
                                            /**< TSI Threshold
Register, offset: 0x8 */
} TSI Type, *TSI MemMapPtr;
  -- TSI - Register accessor macros
  ______
---- */
* @addtogroup TSI Register Accessor Macros TSI - Register accessor
macros
* @ {
* /
/* TSI - Register accessors */
#define TSI GENCS REG(base)
                                          ((base)->GENCS)
#define TSI_DATA_REG(base)
                                           ((base)->DATA)
#define TSI TSHD REG(base)
                                           ((base) ->TSHD)
/*!
* @ }
*/ /* end of group TSI Register Accessor Macros */
```

```
-- TSI Register Masks
---- */
/*!
 * @addtogroup TSI Register Masks TSI Register Masks
 * /
/* GENCS Bit Fields */
#define TSI GENCS CURSW MASK
                                                  0x2u
#define TSI GENCS CURSW SHIFT
                                                  1
#define TSI GENCS CURSW WIDTH
#define TSI GENCS CURSW(x)
(((uint32_t)(((uint32_t)(x))<<TSI_GENCS_CURSW_SHIFT))&TSI_GENCS_CURSW_MAS
K)
#define TSI GENCS EOSF MASK
                                                  0x4u
#define TSI GENCS EOSF SHIFT
                                                  2
#define TSI GENCS EOSF WIDTH
#define TSI GENCS EOSF(x)
(((uint32 t)(((uint32 t)(x)) << TSI GENCS EOSF SHIFT)) & TSI GENCS EOSF MASK)
#define TSI GENCS SCNIP MASK
                                                  0x8u
#define TSI GENCS SCNIP SHIFT
                                                  3
#define TSI GENCS SCNIP WIDTH
                                                  1
#define TSI GENCS SCNIP(x)
(((uint32 t)(((uint32 t)(x)) << TSI GENCS SCNIP SHIFT))&TSI GENCS SCNIP MAS
K)
#define TSI GENCS STM MASK
                                                  0x10u
#define TSI GENCS STM SHIFT
                                                  4
#define TSI GENCS STM WIDTH
#define TSI GENCS STM(x)
(((uint32_t)(((uint32_t)(x)) << TSI_GENCS_STM_SHIFT)) \& TSI_GENCS_STM_MASK)
#define TSI GENCS STPE MASK
                                                  0x20u
#define TSI_GENCS_STPE_SHIFT
                                                  5
#define TSI_GENCS_STPE_WIDTH
                                                  1
#define TSI_GENCS_STPE(x)
(((uint32 t)(((uint32 t)(x)) << TSI GENCS STPE SHIFT)) &TSI GENCS STPE MASK)
#define TSI GENCS TSIIEN MASK
                                                  0x40u
#define TSI GENCS TSIIEN SHIFT
#define TSI GENCS TSIIEN WIDTH
#define TSI GENCS TSIIEN(x)
(((uint32 t)(((uint32 t)(x))<<TSI GENCS TSIIEN SHIFT))&TSI GENCS TSIIEN M
#define TSI_GENCS_TSIEN_MASK
                                                  0x80u
#define TSI GENCS TSIEN SHIFT
                                                  7
#define TSI GENCS TSIEN WIDTH
                                                  1
#define TSI GENCS TSIEN(x)
(((uint32 t)(((uint32 t)(x)) << TSI GENCS TSIEN SHIFT))&TSI GENCS TSIEN MAS
K)
#define TSI GENCS NSCN MASK
                                                  0x1F00u
#define TSI GENCS NSCN SHIFT
                                                  8
#define TSI_GENCS_NSCN_WIDTH
                                                  5
#define TSI GENCS NSCN(x)
(((uint32 t)(((uint32 t)(x)) << TSI GENCS NSCN SHIFT)) & TSI GENCS NSCN MASK)
#define TSI GENCS PS MASK
                                                  0xE000u
#define TSI GENCS PS SHIFT
                                                  13
#define TSI GENCS PS WIDTH
                                                  3
```

```
#define TSI GENCS PS(x)
(((uint32 t)(((uint32 t)(x)) <<TSI GENCS PS SHIFT))&TSI_GENCS_PS_MASK)
#define TSI GENCS EXTCHRG MASK
                                                  0x70000u
#define TSI_GENCS_EXTCHRG_SHIFT
                                                  16
#define TSI GENCS EXTCHRG WIDTH
#define TSI GENCS EXTCHRG(x)
(((uint32 t)(((uint32 t)(x)) <<TSI GENCS EXTCHRG SHIFT))&TSI GENCS EXTCHRG
#define TSI GENCS DVOLT MASK
                                                  0x180000u
#define TSI GENCS DVOLT SHIFT
                                                  19
#define TSI GENCS DVOLT WIDTH
                                                  2
#define TSI_GENCS DVOLT(x)
(((uint32 t)(((uint32 t)(x)) <<TSI GENCS DVOLT SHIFT))&TSI GENCS DVOLT MAS
K)
#define TSI GENCS REFCHRG MASK
                                                  0xE00000u
#define TSI GENCS REFCHRG SHIFT
                                                  21
#define TSI GENCS REFCHRG WIDTH
#define TSI GENCS REFCHRG(x)
(((uint32 t)(((uint32 t)(x)) << TSI GENCS REFCHRG SHIFT)) & TSI GENCS REFCHRG
MASK)
#define TSI GENCS MODE MASK
                                                  0xF000000u
#define TSI GENCS MODE SHIFT
                                                  2.4
#define TSI GENCS MODE WIDTH
#define TSI GENCS MODE(x)
(((uint32 t)(((uint32 t)(x)) << TSI GENCS MODE SHIFT)) & TSI GENCS MODE MASK)
#define TSI GENCS ESOR MASK
                                                  0x10000000u
#define TSI GENCS ESOR SHIFT
                                                  28
#define TSI GENCS ESOR WIDTH
#define TSI GENCS ESOR(x)
(((uint32_t)(((uint32_t)(x))<<TSI GENCS ESOR SHIFT))&TSI GENCS ESOR MASK)
#define TSI GENCS OUTRGF MASK
                                                  0x800000000u
                                                  31
#define TSI GENCS OUTRGF SHIFT
#define TSI GENCS OUTRGF WIDTH
                                                  1
#define TSI GENCS OUTRGF(x)
(((uint32 t)(((uint32 t)(x)) <<TSI GENCS OUTRGF SHIFT))&TSI GENCS OUTRGF M
ASK)
/* DATA Bit Fields */
#define TSI_DATA_TSICNT_MASK
                                                  0xFFFFu
#define TSI_DATA_TSICNT_SHIFT
#define TSI DATA TSICNT WIDTH
                                                  16
#define TSI DATA TSICNT(x)
(((uint32 t)(((uint32 t)(x)) << TSI DATA TSICNT SHIFT))&TSI DATA TSICNT MAS
#define TSI DATA SWTS MASK
                                                  0x400000u
#define TSI DATA SWTS SHIFT
                                                  22
#define TSI_DATA_SWTS_WIDTH
#define TSI DATA SWTS(x)
(((uint32 t)(((uint32 t)(x))<<TSI DATA SWTS SHIFT))&TSI DATA SWTS MASK)
#define TSI DATA DMAEN MASK
                                                  0x800000u
#define TSI DATA DMAEN SHIFT
                                                  23
#define TSI DATA DMAEN WIDTH
#define TSI DATA DMAEN(x)
(((uint32 t) (((uint32 t)(x)) << TSI DATA DMAEN SHIFT)) & TSI DATA DMAEN MASK)
#define TSI_DATA_TSICH_MASK
                                                  0xF0000000u
#define TSI_DATA_TSICH_SHIFT
                                                  28
#define TSI DATA TSICH WIDTH
#define TSI DATA TSICH(x)
(((uint32 t)(((uint32 t)(x)) << TSI DATA TSICH SHIFT)) & TSI DATA TSICH MASK)
/* TSHD Bit Fields */
#define TSI TSHD THRESL MASK
                                                  0xFFFFu
```

```
#define TSI TSHD THRESL SHIFT
                                            0
#define TSI_TSHD_THRESL_WIDTH #define TSI_TSHD_THRESL(x)
                                            16
(((uint32 t)(((uint32 t)(x)) <<TSI TSHD THRESL SHIFT))&TSI TSHD THRESL MAS
#define TSI TSHD THRESH MASK
                                           0xFFFF0000u
#define TSI TSHD THRESH SHIFT
                                            16
#define TSI TSHD THRESH WIDTH
                                            16
#define TSI TSHD THRESH(x)
(((uint32 t)(((uint32 t)(x)) <<TSI TSHD THRESH SHIFT))&TSI TSHD THRESH MAS
K)
/*!
* @}
*/ /* end of group TSI Register Masks */
/* TSI - Peripheral instance base addresses */
/** Peripheral TSIO base address */
#define TSI0 BASE
                                            (0x40045000u)
/** Peripheral TSIO base pointer */
#define TSI0
                                            ((TSI Type *)TSI0 BASE)
#define TSIO BASE PTR
                                            (TSIO)
/** Array initializer of TSI peripheral base addresses */
                                           { TSIO BASE }
#define TSI BASE ADDRS
/** Array initializer of TSI peripheral base pointers */
#define TSI BASE PTRS
                                            { TSIO }
/* -----
  -- TSI - Register accessor macros
  ______
---- */
/*!
* @addtogroup TSI Register Accessor Macros TSI - Register accessor
macros
* @ {
*/
/* TSI - Register instance definitions */
/* TSI0 */
#define TSI0 GENCS
                                           TSI GENCS REG(TSI0)
#define TSIO DATA
                                            TSI DATA REG(TSI0)
#define TSI0 TSHD
                                            TSI TSHD REG(TSI0)
/*!
* @ }
*/ /* end of group TSI Register Accessor Macros */
/*!
* @ }
*/ /* end of group TSI Peripheral Access Layer */
/* -----
  -- UART Peripheral Access Layer
```

```
---- */
/*!
 * @addtogroup UART Peripheral Access Layer UART Peripheral Access Layer
 * @ {
 */
/** UART - Register Layout Typedef */
typedef struct {
                                                  /**< UART Baud Rate
 IO uint8 t BDH;
Register: High, offset: 0x0 */
 IO uint8 t BDL;
                                                  /**< UART Baud Rate
Register: Low, offset: 0x1 */
                                                  /**< UART Control
 IO uint8 t C1;
Register 1, offset: 0x2 */
 __IO uint8_t C2;
                                                  /**< UART Control
Register 2, offset: 0x3 */
                                                  /**< UART Status
 I uint8 t S1;
Register 1, offset: 0x4 */
  IO uint8 t S2;
                                                  /**< UART Status
Register 2, offset: 0x5 */
 IO uint8 t C3;
                                                  /**< UART Control
Register 3, offset: 0x6 */
 __IO uint8 t D;
                                                  /**< UART Data
Register, offset: 0x7 */
IO uint8 t C4;
                                                  /**< UART Control
Register 4, offset: 0x8 */
} UART Type, *UART MemMapPtr;
/* -----
  -- UART - Register accessor macros
---- */
/*!
* @addtogroup UART Register Accessor Macros UART - Register accessor
macros
* @ {
*/
/* UART - Register accessors */
#define UART_BDH_REG(base)
                                                ((base)->BDH)
#define UART_BDL_REG(base)
                                                ((base)->BDL)
#define UART C1 REG(base)
                                                ((base)->C1)
#define UART C2 REG(base)
                                                ((base) -> C2)
#define UART S1 REG(base)
                                                ((base) -> S1)
#define UART S2 REG(base)
                                                ((base) -> S2)
#define UART C3_REG(base)
                                                ((base) -> C3)
#define UART D REG(base)
                                                ((base)->D)
#define UART_C4 REG(base)
                                                ((base) -> C4)
/*!
* @ }
^{\star}/ /* end of group UART Register Accessor Macros ^{\star}/
```

```
-- UART Register Masks
---- */
/*!
 * @addtogroup UART Register Masks UART Register Masks
 */
/* BDH Bit Fields */
#define UART BDH SBR MASK
                                                   0x1Fu
#define UART BDH SBR SHIFT
                                                   \cap
#define UART BDH SBR WIDTH
#define UART BDH SBR(x)
(((uint8 t)(((uint8 t)(x)) << UART BDH SBR SHIFT)) &UART BDH SBR MASK)
#define UART BDH SBNS MASK
                                                  0x20u
#define UART BDH SBNS SHIFT
                                                   5
#define UART BDH SBNS WIDTH
                                                   1
#define UART BDH SBNS(x)
(((uint8 t)(((uint8 t)(x)) << UART BDH SBNS SHIFT)) & UART BDH SBNS MASK)
#define UART BDH RXEDGIE MASK
                                                  0x40u
#define UART BDH RXEDGIE SHIFT
#define UART BDH RXEDGIE WIDTH
                                                   1
#define UART BDH RXEDGIE(x)
(((uint8 t)(((uint8 t)(x))<<UART BDH RXEDGIE SHIFT))&UART BDH RXEDGIE MAS
K)
#define UART BDH LBKDIE MASK
                                                   0x80u
#define UART BDH LBKDIE SHIFT
                                                   7
#define UART BDH LBKDIE WIDTH
                                                   1
#define UART BDH LBKDIE(x)
(((uint8 t)(((uint8 t)(x)) << UART BDH LBKDIE SHIFT)) & UART BDH LBKDIE MASK)
/* BDL Bit Fields */
#define UART BDL SBR MASK
                                                   0xFFu
#define UART BDL SBR SHIFT
                                                   0
#define UART_BDL_SBR_WIDTH
                                                   8
#define UART_BDL_SBR(x)
(((uint8 t)(((uint8 t)(x))<<UART BDL SBR SHIFT))&UART BDL SBR MASK)
/* C1 Bit Fields */
#define UART C1 PT MASK
                                                   0x1u
#define UART C1 PT SHIFT
                                                   0
#define UART C1 PT WIDTH
#define UART C1 PT(x)
(((uint8_t)(((uint8_t)(x)) << UART C1 PT SHIFT)) &UART C1 PT MASK)
#define UART_C1_PE_MASK
                                                   0x2u
#define UART C1 PE SHIFT
                                                   1
#define UART C1 PE WIDTH
                                                   1
\#define UART C1 PE(x)
(((uint8 t)(((uint8 t)(x))<<UART C1 PE SHIFT))&UART C1 PE MASK)
#define UART C1 ILT MASK
                                                   0x4u
#define UART C1 ILT SHIFT
                                                   2
#define UART_C1_ILT_WIDTH
#define UART_C1_ILT(x)
(((uint8 t)(((uint8 t)(x)) << UART C1 ILT SHIFT)) & UART C1 ILT MASK)
#define UART C1 WAKE MASK
                                                   0x8u
#define UART C1 WAKE SHIFT
                                                   3
#define UART C1 WAKE WIDTH
#define UART C1 WAKE(x)
(((uint8 t)(((uint8 t)(x)) << UART C1 WAKE SHIFT)) & UART C1 WAKE MASK)
```

```
#define UART C1 M MASK
                                                   0x10u
#define UART C1 M SHIFT
                                                   4
#define UART_C1_M_WIDTH
                                                   1
#define UART_C1_M(x)
(((uint8 t)(((uint8 t)(x)) << UART C1 M SHIFT)) & UART C1 M MASK)
#define UART C1 RSRC MASK
                                                   0x20u
                                                   5
#define UART C1 RSRC SHIFT
#define UART C1 RSRC WIDTH
                                                   1
#define UART C1 RSRC(x)
(((uint8 t)(((uint8 t)(x)) << UART C1 RSRC SHIFT))&UART_C1_RSRC_MASK)
#define UART C1 UARTSWAI MASK
                                                   0 \times 4011
#define UART C1 UARTSWAI SHIFT
                                                   6
#define UART C1 UARTSWAI WIDTH
#define UART C1 UARTSWAI(x)
(((uint8 t)(((uint8 t)(x)) << UART C1 UARTSWAI SHIFT)) & UART C1 UARTSWAI MAS
#define UART C1 LOOPS MASK
                                                   0x80u
#define UART C1 LOOPS SHIFT
                                                   7
#define UART C1 LOOPS WIDTH
                                                   1
#define UART C1 LOOPS(x)
(((uint8 t)(((uint8 t)(x)) << UART C1 LOOPS SHIFT)) & UART C1 LOOPS MASK)
/* C2 Bit Fields */
#define UART C2 SBK MASK
                                                   0x1u
#define UART C2 SBK SHIFT
                                                   0
#define UART C2 SBK WIDTH
                                                   1
#define UART C2 SBK(x)
(((uint8 t)(((uint8 t)(x)) << UART C2 SBK SHIFT)) &UART C2 SBK MASK)
#define UART C2 RWU MASK
                                                   0x2u
#define UART C2 RWU SHIFT
                                                   1
#define UART C2 RWU WIDTH
#define UART C2 RWU(x)
(((uint8 t)(((uint8 t)(x)) << UART C2 RWU SHIFT)) & UART C2 RWU MASK)
#define UART C2 RE MASK
                                                   0x4u
#define UART C2 RE SHIFT
                                                   2
#define UART C2 RE WIDTH
                                                   1
#define UART C2 RE(x)
(((uint8 t)(((uint8 t)(x))<<UART C2 RE SHIFT))&UART C2 RE MASK)
#define UART_C2_TE_MASK
                                                   0x8u
                                                   3
#define UART_C2_TE_SHIFT
                                                   1
#define UART C2 TE WIDTH
\#define UART C2 TE(x)
(((uint8 t)(((uint8 t)(x))<<UART C2 TE SHIFT))&UART C2 TE MASK)
#define UART C2 ILIE MASK
                                                   0x10u
#define UART C2 ILIE SHIFT
                                                   4
#define UART_C2_ILIE_WIDTH
                                                   1
#define UART_C2_ILIE(x)
(((uint8 t)(((uint8 t)(x)) << UART C2 ILIE SHIFT)) &UART C2 ILIE MASK)
#define UART C2 RIE MASK
                                                   0x20u
#define UART C2 RIE SHIFT
                                                   5
#define UART C2 RIE WIDTH
                                                   1
#define UART C2 RIE(x)
(((uint8 t)(((uint8 t)(x)) << UART C2 RIE SHIFT)) & UART C2 RIE MASK)
#define UART_C2_TCIE_MASK
                                                   0x40u
#define UART_C2_TCIE_SHIFT
                                                   6
#define UART_C2_TCIE_WIDTH
                                                   1
#define UART C2 TCIE(x)
(((uint8 t)(((uint8 t)(x)) << UART C2 TCIE SHIFT)) &UART C2 TCIE MASK)
#define UART C2 TIE MASK
                                                   0x80u
#define UART C2 TIE SHIFT
                                                   7
#define UART C2 TIE WIDTH
                                                   1
```

```
#define UART C2 TIE(x)
(((uint8 t)(((uint8 t)(x)) << UART C2 TIE SHIFT)) &UART C2 TIE MASK)
/* S1 Bit Fields */
#define UART_S1_PF_MASK
                                                   0x111
#define UART S1 PF SHIFT
                                                   0
#define UART S1 PF WIDTH
                                                   1
\#define UART S1 PF(x)
(((uint8 t)(((uint8 t)(x))<<UART S1 PF SHIFT))&UART S1 PF MASK)
#define UART S1 FE MASK
                                                   0x2u
#define UART S1 FE SHIFT
                                                   1
#define UART S1 FE WIDTH
                                                   1
#define UART S1 FE(x)
(((uint8 t)(((uint8 t)(x))<<UART S1 FE SHIFT))&UART S1 FE MASK)
#define UART S1 NF MASK
                                                   0x4u
#define UART S1 NF SHIFT
                                                   2
#define UART S1 NF WIDTH
                                                   1
\#define UART S1 NF(x)
(((uint8 t)(((uint8 t)(x))<<UART S1 NF SHIFT))&UART S1 NF MASK)
#define UART S1 OR MASK
                                                   0x8u
#define UART S1 OR SHIFT
                                                   3
#define UART S1 OR WIDTH
\#define UART S1 OR(x)
(((uint8 t)(((uint8 t)(x))<<UART S1 OR SHIFT))&UART S1 OR MASK)
#define UART S1 IDLE MASK
#define UART S1 IDLE SHIFT
                                                   4
#define UART S1 IDLE WIDTH
                                                   1
#define UART S1 IDLE(x)
(((uint8 t)(((uint8 t)(x)) << UART S1 IDLE SHIFT)) & UART S1 IDLE MASK)
#define UART S1 RDRF MASK
                                                   0x20u
#define UART S1 RDRF SHIFT
                                                   5
                                                   1
#define UART S1 RDRF WIDTH
#define UART S1 RDRF(x)
(((uint8 t)(((uint8 t)(x)) << UART S1 RDRF SHIFT)) & UART S1 RDRF MASK)
#define UART S1 TC MASK
                                                   0x40u
#define UART S1 TC SHIFT
                                                   6
#define UART S1 TC WIDTH
                                                   1
\#define UART S1 TC(x)
(((uint8_t)(((uint8_t)(x)) << UART_S1_TC_SHIFT)) & UART_S1_TC_MASK)
#define UART S1 TDRE MASK
                                                   0 \times 80 u
                                                   7
#define UART S1 TDRE SHIFT
#define UART S1 TDRE WIDTH
                                                   1
#define UART S1 TDRE(x)
(((uint8 t)(((uint8 t)(x)) << UART S1 TDRE SHIFT)) & UART S1 TDRE MASK)
/* S2 Bit Fields */
#define UART_S2_RAF_MASK
                                                   0x1u
#define UART_S2_RAF_SHIFT
                                                   0
#define UART S2 RAF WIDTH
                                                   1
\#define UART S2 RAF(x)
(((uint8 t)(((uint8 t)(x)) << UART S2 RAF SHIFT)) & UART S2 RAF MASK)
#define UART S2 LBKDE MASK
                                                   0x2u
#define UART S2 LBKDE SHIFT
                                                   1
#define UART S2 LBKDE WIDTH
                                                   1
#define UART S2 LBKDE(x)
(((uint8 t)(((uint8 t)(x)) << UART S2 LBKDE SHIFT)) &UART S2 LBKDE MASK)
#define UART S2 BRK13 MASK
                                                   0x411
#define UART S2 BRK13 SHIFT
                                                   2
#define UART S2 BRK13 WIDTH
                                                   1
#define UART S2 BRK13(x)
(((uint8 t)(((uint8 t)(x))<<UART_S2_BRK13_SHIFT))&UART_S2_BRK13_MASK)
#define UART S2 RWUID MASK
                                                   0x8u
```

```
#define UART S2 RWUID SHIFT
                                                   3
#define UART S2 RWUID WIDTH
#define UART_S2_RWUID(x)
(((uint8 t)(((uint8 t)(x)) << UART S2 RWUID SHIFT)) & UART S2 RWUID MASK)
#define UART S2 RXINV MASK
                                                   0 \times 1011
#define UART S2 RXINV SHIFT
                                                   4
                                                   1
#define UART S2 RXINV WIDTH
#define UART S2 RXINV(x)
(((uint8 t)(((uint8 t)(x)) << UART S2 RXINV SHIFT)) & UART S2 RXINV MASK)
#define UART S2 RXEDGIF MASK
                                                   0x40u
#define UART S2 RXEDGIF SHIFT
                                                   6
#define UART_S2_RXEDGIF_WIDTH
                                                   1
#define UART S2 RXEDGIF(x)
(((uint8 t)(((uint8 t)(x)) << UART S2 RXEDGIF SHIFT)) & UART S2 RXEDGIF MASK)
#define UART S2 LBKDIF MASK
                                                   0x80u
#define UART S2 LBKDIF SHIFT
                                                   7
#define UART S2 LBKDIF WIDTH
#define UART S2 LBKDIF(x)
(((uint8 t)(((uint8 t)(x)) << UART S2 LBKDIF SHIFT)) & UART S2 LBKDIF MASK)
/* C3 Bit Fields */
#define UART C3 PEIE MASK
                                                   0x1u
#define UART C3 PEIE SHIFT
                                                   \cap
#define UART C3 PEIE WIDTH
                                                   1
#define UART C3 PEIE(x)
(((uint8 t)(((uint8 t)(x)) << UART C3 PEIE SHIFT))&UART_C3_PEIE_MASK)
#define UART C3 FEIE MASK
                                                   0 \times 211
#define UART C3 FEIE SHIFT
                                                   1
#define UART C3 FEIE WIDTH
                                                   1
#define UART C3 FEIE(x)
(((uint8 t)(((uint8 t)(x)) << UART C3 FEIE SHIFT))&UART C3 FEIE MASK)
                                                   0x4u
#define UART C3 NEIE MASK
#define UART C3 NEIE SHIFT
                                                   2
#define UART C3 NEIE WIDTH
                                                   1
#define UART C3 NEIE(x)
(((uint8 t)(((uint8 t)(x)) << UART C3 NEIE SHIFT)) & UART C3 NEIE MASK)
#define UART C3 ORIE MASK
                                                   0x8u
#define UART_C3_ORIE_SHIFT
                                                   3
#define UART_C3_ORIE_WIDTH
#define UART C3 ORIE(x)
(((uint8 t)(((uint8 t)(x)) << UART C3 ORIE SHIFT)) & UART C3 ORIE MASK)
#define UART C3 TXINV MASK
                                                   0x10u
#define UART C3 TXINV SHIFT
                                                   4
#define UART C3 TXINV WIDTH
                                                   1
#define UART C3 TXINV(x)
(((uint8 t)(((uint8 t)(x))<<UART C3 TXINV SHIFT))&UART_C3_TXINV_MASK)
#define UART_C3_TXDIR_MASK
                                                   0x20u
#define UART C3 TXDIR SHIFT
                                                   5
                                                   1
#define UART C3 TXDIR WIDTH
#define UART C3 TXDIR(x)
(((uint8 t)(((uint8 t)(x)) << UART C3 TXDIR SHIFT)) & UART C3 TXDIR MASK)
#define UART C3 T8 MASK
                                                   0x40u
#define UART C3 T8 SHIFT
                                                   6
#define UART_C3_T8_WIDTH
\#define UART C3 T8(x)
(((uint8 t)(((uint8 t)(x))<<UART C3 T8 SHIFT))&UART C3 T8 MASK)
#define UART C3 R8 MASK
                                                   0x80u
                                                   7
#define UART C3 R8 SHIFT
#define UART C3 R8 WIDTH
#define UART C3 R8(x)
(((uint8 t)(((uint8 t)(x))<<UART C3 R8 SHIFT))&UART C3 R8 MASK)
```

```
/* D Bit Fields */
#define UART D ROTO MASK
                                                   0x1u
#define UART_D_ROTO_SHIFT
#define UART_D_ROTO_WIDTH
#define UART D R0T0(x)
(((uint8 t)(((uint8 t)(x)) << UART D ROTO SHIFT)) & UART D ROTO MASK)
#define UART D R1T1 MASK
#define UART D R1T1 SHIFT
                                                   1
#define UART D R1T1 WIDTH
                                                   1
#define UART D R1T1(x)
(((uint8_t)(((uint8_t)(x)) << UART D R1T1 SHIFT)) &UART D R1T1 MASK)
#define UART D R2T2 MASK
                                                   0x4u
#define UART D R2T2 SHIFT
                                                   2
                                                   1
#define UART D R2T2 WIDTH
#define UART D R2T2(x)
(((uint8 t)(((uint8 t)(x)) << UART D R2T2 SHIFT)) & UART D R2T2 MASK)
#define UART D R3T3 MASK
                                                   0x8u
#define UART D R3T3 SHIFT
                                                   3
#define UART D R3T3 WIDTH
                                                   1
#define UART D R3T3(x)
(((uint8 t)(((uint8 t)(x)) << UART D R3T3 SHIFT)) & UART D R3T3 MASK)
#define UART D R4T4 MASK
                                                   0x10u
#define UART D R4T4 SHIFT
                                                   4
#define UART D R4T4 WIDTH
                                                   1
#define UART D R4T4(x)
(((uint8 t)(((uint8 t)(x)) << UART D R4T4 SHIFT)) & UART D R4T4 MASK)
#define UART D R5T5 MASK
                                                   0x20u
#define UART D R5T5 SHIFT
                                                   5
#define UART_D_R5T5_WIDTH
                                                   1
#define UART D R5T5(x)
(((uint8 t)(((uint8 t)(x)) << UART D R5T5 SHIFT)) & UART D R5T5 MASK)
#define UART D R6T6 MASK
                                                   0x40u
#define UART D R6T6 SHIFT
                                                   6
#define UART D R6T6 WIDTH
#define UART D R6T6(x)
(((uint8 t)(((uint8 t)(x)) << UART D R6T6 SHIFT)) & UART D R6T6 MASK)
#define UART_D_R7T7_MASK
                                                   0x80u
#define UART_D_R7T7_SHIFT
                                                   7
#define UART D R7T7 WIDTH
                                                   1
\#define UART D R7T7(x)
(((uint8 t)(((uint8 t)(x)) << UART D R7T7 SHIFT)) & UART D R7T7 MASK)
/* C4 Bit Fields */
#define UART C4 RDMAS MASK
                                                   0x20u
#define UART C4 RDMAS SHIFT
                                                   5
#define UART_C4_RDMAS_WIDTH
                                                   1
#define UART_C4_RDMAS(x)
(((uint8 t)(((uint8 t)(x)) << UART C4 RDMAS SHIFT)) & UART C4 RDMAS MASK)
#define UART C4 TDMAS MASK
                                                   0x80u
#define UART C4 TDMAS SHIFT
                                                   7
#define UART C4 TDMAS WIDTH
                                                   1
#define UART C4 TDMAS(x)
(((uint8 t)(((uint8 t)(x))<<UART C4 TDMAS SHIFT))&UART C4 TDMAS MASK)
/*!
 * @ }
 */ /* end of group UART Register Masks */
/* UART - Peripheral instance base addresses */
/** Peripheral UART1 base address */
```

```
#define UART1 BASE
                                                 (0x4006B000u)
/** Peripheral UART1 base pointer */
#define UART1
                                                 ((UART Type
*)UART1 BASE)
#define UART1 BASE PTR
                                                 (UART1)
/** Peripheral UART2 base address */
#define UART2 BASE
                                                 (0x4006C000u)
/** Peripheral UART2 base pointer */
#define UART2
                                                 ((UART Type
*)UART2 BASE)
#define UART2 BASE PTR
                                                 (UART2)
/** Array initializer of UART peripheral base addresses */
#define UART BASE ADDRS
                                                { UART1 BASE, UART2 BASE
/** Array initializer of UART peripheral base pointers */
#define UART BASE PTRS
                                                { UART1, UART2 }
/* -----
  -- UART - Register accessor macros
---- */
/*!
 * @addtogroup UART Register Accessor_Macros UART - Register accessor
macros
* @ {
 */
/* UART - Register instance definitions */
/* UART1 */
#define UART1 BDH
                                                 UART BDH REG(UART1)
                                                 UART BDL REG(UART1)
#define UART1 BDL
#define UART1 C1
                                                 UART C1 REG(UART1)
                                                UART C2 REG(UART1)
#define UART1 C2
#define UART1 S1
                                                UART_S1_REG(UART1)
                                                UART_S2_REG(UART1)
#define UART1 S2
                                                UART C3 REG(UART1)
#define UART1 C3
#define UART1 D
                                                 UART D REG(UART1)
                                                 UART C4 REG(UART1)
#define UART1 C4
/* UART2 */
#define UART2 BDH
                                                 UART BDH REG(UART2)
#define UART2 BDL
                                                 UART BDL REG(UART2)
                                                 UART C1 REG(UART2)
#define UART2 C1
#define UART2_C2
                                                 UART_C2_REG(UART2)
#define UART2 S1
                                                 UART S1 REG(UART2)
#define UART2 S2
                                                 UART S2 REG(UART2)
#define UART2 C3
                                                UART C3 REG(UART2)
#define UART2 D
                                                 UART D REG(UART2)
#define UART2 C4
                                                 UART C4 REG(UART2)
/*!
 * @ }
 */ /* end of group UART Register Accessor Macros */
/*!
 * @ }
 ^{\star}/ /* end of group UART Peripheral Access Layer ^{\star}/
```

```
-- UARTO Peripheral Access Layer
  ______
---- */
/*!
* @addtogroup UARTO Peripheral Access Layer UARTO Peripheral Access
Layer
* @ {
/** UARTO - Register Layout Typedef */
typedef struct {
 __IO uint8_t BDH;
                                               /**< UART Baud Rate
Register High, offset: 0x0 */
 __IO uint8_t BDL;
                                               /**< UART Baud Rate
Register Low, offset: 0x1 */
  IO uint8 t C1;
                                               /**< UART Control
Register 1, offset: 0x2 */
 IO uint8 t C2;
                                               /**< UART Control
Register 2, offset: 0x3 */
 IO uint8 t S1;
                                               /**< UART Status
Register 1, offset: 0x4 */
 IO uint8 t S2;
                                               /**< UART Status
Register 2, offset: 0x5 */
 IO uint8 t C3;
                                               /**< UART Control
Register 3, offset: 0x6 */
                                               /**< UART Data
  IO uint8 t D;
Register, offset: 0x7 */
  IO uint8 t MA1;
                                               /**< UART Match
Address Registers 1, offset: 0x8 */
  IO uint8 t MA2;
                                               /**< UART Match
Address Registers 2, offset: 0x9 */
  IO uint8 t C4;
                                               /**< UART Control
Register 4, offset: 0xA */
  IO uint8 t C5;
                                               /**< UART Control
Register 5, offset: 0xB */
} UARTO Type, *UARTO MemMapPtr;
/* -----
  -- UARTO - Register accessor macros
---- */
/*!
* @addtogroup UARTO Register Accessor Macros UARTO - Register accessor
macros
* @ {
*/
/* UARTO - Register accessors */
#define UARTO BDH REG(base)
                                             ((base)->BDH)
#define UARTO BDL REG(base)
                                             ((base)->BDL)
#define UARTO C1 REG(base)
                                             ((base) ->C1)
#define UARTO C2 REG(base)
                                             ((base) -> C2)
```

```
#define UARTO S1 REG(base)
                                                  ((base) -> S1)
#define UARTO S2 REG(base)
                                                  ((base) -> S2)
#define UARTO_C3 REG(base)
                                                  ((base) -> C3)
#define UARTO_D_REG(base)
                                                 ((base)->D)
#define UARTO MA1 REG(base)
                                                 ((base)->MA1)
#define UARTO MA2 REG(base)
                                                 ((base) ->MA2)
#define UARTO C4 REG(base)
                                                 ((base)->C4)
#define UARTO C5 REG(base)
                                                  ((base) -> C5)
/*!
* @}
 ^{*}/ /* end of group UARTO Register Accessor Macros ^{*}/
  -- UARTO Register Masks
  ______
----- */
/*!
 * @addtogroup UARTO Register Masks UARTO Register Masks
 * @ {
*/
/* BDH Bit Fields */
#define UARTO BDH SBR MASK
                                                 0 \times 1 Fii
#define UARTO BDH SBR SHIFT
#define UARTO BDH SBR WIDTH
#define UARTO BDH SBR(x)
(((uint8 t)(((uint8 t)(x))<<UARTO BDH SBR SHIFT))&UARTO BDH SBR MASK)
#define UARTO BDH SBNS MASK
                                                 0x20u
#define UARTO BDH SBNS SHIFT
#define UARTO BDH SBNS WIDTH
#define UARTO BDH SBNS(x)
(((uint8 t)(((uint8 t)(x)) << UARTO BDH SBNS SHIFT)) & UARTO BDH SBNS MASK)
#define UARTO BDH RXEDGIE MASK
                                                 0x40u
#define UARTO_BDH_RXEDGIE_SHIFT
                                                  6
#define UARTO BDH RXEDGIE WIDTH
                                                  1
#define UARTO BDH RXEDGIE(x)
(((uint8 t)(((uint8 t)(x))<<UARTO BDH RXEDGIE SHIFT))&UARTO BDH RXEDGIE M
ASK)
#define UARTO BDH LBKDIE MASK
                                                  0 \times 8011
#define UARTO BDH LBKDIE SHIFT
                                                  7
#define UARTO_BDH_LBKDIE_WIDTH
                                                  1
#define UARTO_BDH_LBKDIE(x)
(((uint8 t)(((uint8 t)(x)) << UARTO BDH LBKDIE SHIFT)) & UARTO BDH LBKDIE MAS
K)
/* BDL Bit Fields */
#define UARTO BDL SBR MASK
                                                  0xFFu
#define UARTO BDL SBR SHIFT
                                                  0
#define UARTO BDL SBR WIDTH
#define UARTO BDL SBR(x)
(((uint8 t)(((uint8 t)(x))<<UARTO BDL SBR SHIFT))&UARTO BDL SBR MASK)
/* C1 Bit Fields */
#define UARTO C1 PT MASK
                                                  0 \times 111
#define UARTO C1 PT SHIFT
                                                  \cap
#define UARTO C1 PT WIDTH
#define UARTO C1 PT(x)
(((uint8 t)(((uint8 t)(x)) << UARTO C1 PT SHIFT)) & UARTO C1 PT MASK)
```

```
#define UARTO C1 PE MASK
                                                 0x2u
#define UARTO C1 PE SHIFT
                                                 1
#define UARTO_C1_PE_WIDTH
                                                  1
#define UARTO_C1_PE(x)
(((uint8 t)(((uint8 t)(x)) << UARTO C1 PE SHIFT)) & UARTO C1 PE MASK)
#define UARTO C1 ILT MASK
                                                 0 \times 411
#define UARTO C1 ILT SHIFT
                                                  2
#define UARTO C1 ILT WIDTH
                                                 1
#define UARTO C1 ILT(x)
(((uint8 t)(((uint8 t)(x)) << UARTO C1 ILT SHIFT)) & UARTO C1 ILT MASK)
#define UARTO C1 WAKE MASK
                                                 0x8u
#define UARTO_C1_WAKE_SHIFT
                                                  3
#define UARTO C1 WAKE WIDTH
#define UARTO C1 WAKE(x)
(((uint8 t)(((uint8 t)(x)) << UARTO C1 WAKE SHIFT)) & UARTO C1 WAKE MASK)
#define UARTO C1 M MASK
                                                 0x10u
#define UARTO C1 M SHIFT
                                                 4
#define UARTO C1 M WIDTH
                                                 1
#define UARTO C1 M(x)
(((uint8 t)(((uint8 t)(x)) << UARTO C1 M SHIFT)) & UARTO C1 M MASK)
#define UARTO_C1_RSRC_MASK
                                                 0x20u
#define UARTO C1 RSRC SHIFT
                                                 5
                                                 1
#define UARTO C1 RSRC WIDTH
#define UARTO C1 RSRC(x)
(((uint8 t)(((uint8 t)(x)) << UARTO C1 RSRC SHIFT)) & UARTO C1 RSRC MASK)
#define UARTO C1 DOZEEN MASK
                                                 0 \times 4011
#define UARTO C1 DOZEEN SHIFT
                                                  6
#define UARTO C1 DOZEEN WIDTH
                                                  1
#define UARTO C1 DOZEEN(x)
(((uint8_t)(((uint8_t)(x)) << UARTO C1 DOZEEN SHIFT))&UARTO C1 DOZEEN MASK)
#define UARTO C1 LOOPS MASK
                                                 0x80u
#define UARTO C1 LOOPS SHIFT
                                                 7
#define UARTO C1 LOOPS WIDTH
                                                 1
#define UARTO C1_LOOPS(x)
(((uint8 t)(((uint8 t)(x)) << UARTO C1 LOOPS SHIFT)) & UARTO C1 LOOPS MASK)
/* C2 Bit Fields */
#define UARTO_C2_SBK_MASK
                                                 0x1u
#define UARTO_C2_SBK_SHIFT
                                                 0
#define UARTO_C2_SBK_WIDTH
                                                 1
#define UARTO C2 SBK(x)
(((uint8 t)(((uint8 t)(x))<<UARTO C2 SBK SHIFT))&UARTO C2 SBK MASK)
#define UARTO C2 RWU MASK
                                                 0x2u
#define UARTO C2 RWU SHIFT
                                                 1
#define UARTO C2 RWU WIDTH
                                                 1
#define UARTO_C2 RWU(x)
#define UARTO C2 RE MASK
                                                 0x4u
                                                 2
#define UARTO C2 RE SHIFT
#define UARTO C2 RE WIDTH
#define UARTO C2 RE(x)
(((uint8 t)(((uint8 t)(x))<<UARTO C2 RE SHIFT))&UARTO C2 RE MASK)
#define UARTO C2 TE MASK
                                                 0x8u
#define UARTO_C2_TE_SHIFT
                                                  3
#define UARTO_C2_TE_WIDTH
                                                  1
#define UARTO C2 TE(x)
(((uint8 t)(((uint8 t)(x))<<UARTO C2 TE SHIFT))&UARTO C2 TE MASK)
                                                 0x10u
#define UARTO C2 ILIE MASK
#define UARTO C2 ILIE SHIFT
#define UARTO C2 ILIE WIDTH
                                                 1
```

```
#define UARTO C2 ILIE(x)
(((uint8\_t)(((uint8\_t)(x)) << UART0\_C2\_ILIE\_SHIFT)) & UART0\_C2\_ILIE\_MASK)
#define UARTO C2 RIE MASK
                                                   0x20u
#define UARTO_C2_RIE_SHIFT
                                                    5
#define UARTO C2 RIE WIDTH
                                                    1
#define UARTO C2 RIE(x)
(((uint8 t)(((uint8 t)(x)) << UARTO C2 RIE SHIFT)) & UARTO C2 RIE MASK)
#define UARTO C2 TCIE MASK
                                                   0x40u
#define UARTO C2 TCIE SHIFT
                                                    6
#define UARTO C2 TCIE WIDTH
                                                   1
#define UARTO C2 TCIE(x)
(((uint8 t)(((uint8 t)(x)) << UARTO C2 TCIE SHIFT))&UARTO C2 TCIE MASK)
#define UARTO C2 TIE MASK
                                                   0x80u
                                                    7
#define UARTO C2 TIE SHIFT
#define UARTO C2 TIE WIDTH
                                                   1
#define UARTO C2 TIE(x)
(((uint8_t)(((uint8_t)(x)) << UARTO_C2_TIE_SHIFT)) &UARTO_C2_TIE_MASK)
/* S1 Bit Fields */
#define UARTO S1 PF MASK
                                                   0x1u
#define UARTO S1 PF SHIFT
                                                   0
#define UARTO S1 PF WIDTH
                                                    1
#define UARTO S1 PF(x)
(((uint8 t)(((uint8 t)(x)) << UARTO S1 PF SHIFT)) & UARTO S1 PF MASK)
#define UARTO S1 FE MASK
#define UARTO S1 FE SHIFT
                                                   1
#define UARTO S1 FE WIDTH
                                                   1
\#define UARTO S1 FE(x)
(((uint8 t)(((uint8 t)(x)) << UARTO S1 FE SHIFT)) & UARTO S1 FE MASK)
#define UARTO S1 NF MASK
                                                   0x4u
#define UARTO S1 NF SHIFT
                                                    2
                                                   1
#define UARTO S1 NF WIDTH
\#define UARTO S1 NF(x)
(((uint8 t)(((uint8 t)(x)) << UARTO S1 NF SHIFT)) & UARTO S1 NF MASK)
#define UARTO S1 OR MASK
                                                   0x8u
#define UARTO S1 OR SHIFT
                                                   3
#define UARTO S1 OR WIDTH
                                                    1
#define UARTO S1 OR(x)
(((uint8_t)(((uint8_t)(x))<<UART0_S1_OR_SHIFT))&UART0_S1_OR_MASK)
#define UARTO_S1_IDLE_MASK
                                                   0 \times 10 u
#define UARTO_S1_IDLE_SHIFT
                                                    4
                                                    1
#define UARTO S1 IDLE WIDTH
#define UARTO S1 IDLE(x)
(((uint8 t)(((uint8 t)(x)) << UARTO S1 IDLE SHIFT)) & UARTO S1 IDLE MASK)
#define UARTO S1 RDRF MASK
                                                   0x20u
#define UARTO_S1_RDRF_SHIFT
                                                    5
#define UART0_S1_RDRF_WIDTH
                                                    1
#define UARTO S1 RDRF(x)
(((uint8 t)(((uint8 t)(x)) << UARTO S1 RDRF SHIFT)) & UARTO S1 RDRF MASK)
#define UARTO S1 TC MASK
                                                   0x40u
#define UARTO S1 TC SHIFT
                                                    6
#define UARTO S1 TC WIDTH
#define UARTO S1 TC(x)
(((uint8 t)(((uint8 t)(x)) << UARTO S1 TC SHIFT)) & UARTO S1 TC MASK)
#define UARTO_S1_TDRE_MASK
                                                   0x80u
#define UARTO_S1_TDRE_SHIFT
                                                    7
#define UARTO S1 TDRE WIDTH
                                                   1
#define UARTO S1 TDRE(x)
(((uint8 t)(((uint8 t)(x)) << UARTO S1 TDRE SHIFT)) & UARTO S1 TDRE MASK)
/* S2 Bit Fields */
#define UARTO S2 RAF MASK
                                                   0x1u
```

```
#define UARTO S2 RAF SHIFT
                                                   0
#define UARTO S2 RAF WIDTH
                                                   1
#define UARTO S2 RAF(x)
(((uint8 t)(((uint8 t)(x)) << UARTO S2 RAF SHIFT)) & UARTO S2 RAF MASK)
#define UARTO S2 LBKDE MASK
                                                   0 \times 211
#define UARTO S2 LBKDE SHIFT
                                                   1
#define UARTO S2 LBKDE WIDTH
                                                   1
#define UARTO S2 LBKDE(x)
(((uint8 t)(((uint8 t)(x))<<UARTO S2 LBKDE SHIFT))&UARTO S2 LBKDE MASK)
#define UARTO S2 BRK13 MASK
                                                   0x4u
#define UARTO S2 BRK13 SHIFT
#define UART0_S2_BRK13_WIDTH
                                                   1
#define UARTO S2 BRK13(x)
(((uint8 t)(((uint8 t)(x)) << UARTO S2 BRK13 SHIFT)) & UARTO S2 BRK13 MASK)
#define UARTO S2 RWUID MASK
                                                   0x8u
#define UARTO S2 RWUID SHIFT
                                                   3
#define UARTO S2 RWUID WIDTH
#define UARTO S2 RWUID(x)
(((uint8 t)(((uint8 t)(x)) << UARTO S2 RWUID SHIFT)) & UARTO S2 RWUID MASK)
#define UARTO S2 RXINV MASK
                                                   0x10u
#define UART0_S2_RXINV_SHIFT
#define UARTO_S2_RXINV_WIDTH
                                                   1
#define UARTO S2 RXINV(x)
(((uint8 t)(((uint8 t)(x)) << UARTO S2 RXINV SHIFT)) & UARTO S2 RXINV MASK)
#define UARTO S2 MSBF MASK
                                                   0x20u
#define UARTO S2 MSBF SHIFT
#define UARTO S2 MSBF WIDTH
                                                   1
#define UARTO S2 MSBF(x)
(((uint8 t)(((uint8 t)(x)) << UARTO S2 MSBF SHIFT)) &UARTO S2 MSBF MASK)
#define UARTO S2 RXEDGIF MASK
                                                   0x40u
#define UARTO S2 RXEDGIF SHIFT
                                                   6
#define UARTO S2 RXEDGIF WIDTH
#define UARTO S2 RXEDGIF(x)
(((uint8 t)(((uint8 t)(x))<<UARTO S2 RXEDGIF SHIFT))&UARTO S2 RXEDGIF MAS
K)
#define UARTO S2 LBKDIF MASK
                                                   0x80u
#define UARTO_S2_LBKDIF_SHIFT
                                                   7
#define UART0_S2_LBKDIF_WIDTH
#define UARTO S2 LBKDIF(x)
(((uint8 t)(((uint8 t)(x)) << UARTO S2 LBKDIF SHIFT)) &UARTO S2 LBKDIF MASK)
/* C3 Bit Fields */
#define UARTO C3 PEIE MASK
                                                   0x1u
#define UARTO C3 PEIE SHIFT
                                                   0
#define UARTO C3 PEIE WIDTH
                                                   1
#define UARTO C3 PEIE(x)
(((uint8 t)(((uint8 t)(x)) << UARTO C3 PEIE SHIFT)) & UARTO C3 PEIE MASK)
#define UARTO C3 FEIE MASK
                                                   0x2u
#define UARTO C3 FEIE SHIFT
                                                   1
#define UARTO C3 FEIE WIDTH
#define UARTO C3 FEIE(x)
(((uint8 t)(((uint8 t)(x))<<UARTO C3 FEIE SHIFT))&UARTO C3 FEIE MASK)
#define UARTO C3 NEIE MASK
                                                   0x4u
#define UARTO_C3_NEIE_SHIFT
                                                   2
#define UARTO_C3_NEIE_WIDTH
                                                   1
#define UARTO C3 NEIE(x)
(((uint8 t)(((uint8 t)(x))<<UARTO C3 NEIE SHIFT))&UARTO C3 NEIE MASK)
#define UARTO C3 ORIE MASK
                                                   0x8u
#define UARTO C3 ORIE SHIFT
                                                   3
#define UARTO C3 ORIE WIDTH
                                                   1
```

```
#define UARTO C3 ORIE(x)
(((uint8\_t)(((uint8\_t)(x)) << UART0\_C3\_ORIE\_SHIFT)) & UART0\_C3\_ORIE\_MASK)
#define UARTO C3 TXINV MASK
                                                   0x10u
#define UARTO_C3_TXINV_SHIFT
                                                   4
#define UARTO C3 TXINV WIDTH
                                                   1
#define UARTO C3 TXINV(x)
(((uint8 t)(((uint8 t)(x)) << UARTO C3 TXINV SHIFT)) & UARTO C3 TXINV MASK)
#define UARTO C3 TXDIR MASK
                                                   0x20u
#define UARTO C3 TXDIR SHIFT
#define UARTO C3 TXDIR WIDTH
                                                   1
#define UARTO C3 TXDIR(x)
(((uint8 t)(((uint8 t)(x)) << UARTO C3 TXDIR SHIFT)) & UARTO C3 TXDIR MASK)
#define UARTO C3 R9T8 MASK
                                                   0x40u
#define UARTO C3 R9T8 SHIFT
                                                   6
#define UARTO C3 R9T8 WIDTH
                                                   1
#define UARTO C3 R9T8(x)
(((uint8\ t)(((uint8\ t)(x)) << UARTO_C3_R9T8_SHIFT)) \& UARTO_C3_R9T8_MASK)
#define UARTO C3 R8T9 MASK
                                                   0x80u
#define UARTO C3 R8T9 SHIFT
                                                   7
#define UARTO C3 R8T9 WIDTH
                                                   1
#define UARTO C3 R8T9(x)
(((uint8 t)(((uint8 t)(x))<<UARTO C3 R8T9 SHIFT))&UARTO C3 R8T9 MASK)
/* D Bit Fields */
#define UARTO D ROTO MASK
                                                   0x1u
#define UARTO D ROTO SHIFT
                                                   0
#define UARTO D ROTO WIDTH
                                                   1
#define UARTO D ROTO(x)
(((uint8 t)(((uint8 t)(x)) << UARTO D ROTO SHIFT)) & UARTO D ROTO MASK)
#define UARTO D R1T1 MASK
                                                   0x2u
#define UARTO D R1T1 SHIFT
                                                   1
                                                   1
#define UARTO D R1T1 WIDTH
#define UARTO D R1T1(x)
(((uint8 t)(((uint8 t)(x))<<UARTO D R1T1 SHIFT))&UARTO_D_R1T1_MASK)
#define UARTO D R2T2 MASK
                                                   0x4u
#define UARTO D R2T2 SHIFT
                                                   2
#define UARTO D R2T2 WIDTH
                                                   1
#define UARTO D R2T2(x)
(((uint8_t)(((uint8_t)(x))<<UARTO_D_R2T2_SHIFT))&UARTO_D_R2T2_MASK)
#define UARTO D R3T3 MASK
                                                   0x8u
#define UARTO D R3T3 SHIFT
                                                   3
#define UARTO D R3T3 WIDTH
                                                   1
#define UARTO D R3T3(x)
(((uint8 t)(((uint8 t)(x)) << UARTO D R3T3 SHIFT))&UARTO D R3T3 MASK)
#define UARTO D R4T4 MASK
                                                   0x10u
#define UARTO_D_R4T4_SHIFT
                                                   4
#define UARTO_D_R4T4_WIDTH
                                                   1
#define UARTO D R4T4(x)
(((uint8 t)(((uint8 t)(x))<<UARTO D R4T4 SHIFT))&UARTO D R4T4 MASK)
#define UARTO D R5T5 MASK
                                                   0x20u
#define UARTO D R5T5 SHIFT
                                                   5
#define UARTO D R5T5 WIDTH
#define UARTO D R5T5(x)
(((uint8 t)(((uint8 t)(x))<<UARTO D R5T5 SHIFT))&UARTO D R5T5 MASK)
#define UARTO D R6T6 MASK
                                                   0x40u
#define UARTO D R6T6 SHIFT
                                                   6
#define UARTO D R6T6 WIDTH
                                                   1
#define UARTO D R6T6(x)
(((uint8 t)(((uint8 t)(x)) << UARTO D R6T6 SHIFT)) & UARTO D R6T6 MASK)
#define UARTO D R7T7 MASK
                                                   0x80u
#define UARTO D R7T7 SHIFT
                                                   7
```

```
#define UARTO D R7T7 WIDTH
                                                   1
#define UARTO D R7T7(x)
(((uint8 t)(((uint8 t)(x))<<UARTO D R7T7 SHIFT))&UARTO D R7T7 MASK)
/* MA1 Bit Fields */
#define UARTO MA1 MA MASK
                                                   0×FF11
#define UARTO MA1 MA SHIFT
                                                   0
                                                   8
#define UARTO MA1 MA WIDTH
#define UARTO MA1 MA(x)
(((uint8 t)(((uint8 t)(x)) << UARTO MA1 MA SHIFT)) & UARTO MA1 MA MASK)
/* MA2 Bit Fields *\overline{/}
#define UARTO MA2 MA MASK
                                                   0xFFu
#define UARTO MA2 MA SHIFT
                                                   0
#define UARTO MA2 MA WIDTH
                                                   8
#define UARTO MA2 MA(x)
(((uint8 t)(((uint8 t)(x))<<UARTO MA2 MA SHIFT))&UARTO MA2 MA MASK)
/* C4 Bit Fields */
#define UARTO C4 OSR MASK
                                                   0x1Fu
#define UARTO C4 OSR SHIFT
                                                   0
#define UARTO C4 OSR WIDTH
                                                   5
#define UARTO C4 OSR(x)
(((uint8 t)(((uint8 t)(x)) << UARTO C4 OSR SHIFT)) & UARTO C4 OSR MASK)
#define UARTO C4 M10 MASK
                                                   0x20u
                                                   5
#define UARTO C4 M10 SHIFT
#define UARTO C4 M10 WIDTH
                                                   1
#define UARTO C4 M10(x)
(((uint8 t)(((uint8 t)(x))<<UARTO C4 M10 SHIFT))&UARTO C4 M10 MASK)
#define UARTO C4 MAEN2 MASK
                                                   0x40u
#define UARTO C4 MAEN2 SHIFT
                                                   6
#define UARTO C4 MAEN2 WIDTH
                                                   1
#define UARTO C4 MAEN2(x)
(((uint8 t)(((uint8 t)(x)) << UARTO C4 MAEN2 SHIFT)) & UARTO C4 MAEN2 MASK)
#define UARTO C4 MAEN1 MASK
                                                   0x80u
#define UARTO C4 MAEN1 SHIFT
                                                   7
#define UARTO C4 MAEN1 WIDTH
#define UARTO C4 MAEN1(x)
(((uint8 t)(((uint8 t)(x)) << UARTO C4 MAEN1 SHIFT)) & UARTO C4 MAEN1 MASK)
/* C5 Bit Fields */
#define UARTO_C5_RESYNCDIS_MASK
                                                   0x1u
#define UARTO_C5_RESYNCDIS_SHIFT
                                                   \cap
#define UARTO C5 RESYNCDIS WIDTH
                                                   1
#define UARTO C5 RESYNCDIS(x)
(((uint8 t)(((uint8 t)(x))<<UARTO C5 RESYNCDIS SHIFT))&UARTO C5 RESYNCDIS
MASK)
#define UARTO C5 BOTHEDGE MASK
                                                   0x2u
#define UARTO C5 BOTHEDGE SHIFT
                                                   1
#define UARTO_C5_BOTHEDGE_WIDTH
                                                   1
#define UARTO C5 BOTHEDGE(x)
(((uint8 t)(((uint8 t)(x)) << UARTO C5 BOTHEDGE SHIFT)) & UARTO C5 BOTHEDGE M
#define UARTO C5 RDMAE MASK
                                                   0x20u
#define UARTO C5 RDMAE SHIFT
                                                   5
#define UARTO C5 RDMAE WIDTH
                                                   1
#define UARTO C5 RDMAE(x)
(((uint8 t)(((uint8 t)(x)) << UARTO C5 RDMAE SHIFT)) & UARTO C5 RDMAE MASK)
#define UARTO C5 TDMAE MASK
                                                   0x80u
#define UARTO C5 TDMAE SHIFT
                                                   7
                                                   1
#define UARTO C5 TDMAE WIDTH
#define UARTO C5 TDMAE(x)
(((uint8 t)(((uint8 t)(x)) << UARTO C5 TDMAE SHIFT)) & UARTO C5 TDMAE MASK)
```

```
/*!
* @}
 */ /* end of group UARTO Register Masks */
/* UARTO - Peripheral instance base addresses */
/** Peripheral UARTO base address */
#define UARTO BASE
                                              (0x4006A000u)
/** Peripheral UARTO base pointer */
#define UARTO
                                              ((UARTO Type
*)UARTO BASE)
#define UARTO BASE PTR
                                              (UARTO)
/** Array initializer of UARTO peripheral base addresses */
                                            { UARTO BASE }
#define UARTO BASE ADDRS
/** Array initializer of UARTO peripheral base pointers ^{-}/
#define UARTO BASE PTRS
/* -----
  -- UARTO - Register accessor macros
---- */
/*!
 * @addtogroup UARTO Register Accessor Macros UARTO - Register accessor
macros
* @ {
 */
/* UARTO - Register instance definitions */
/* UARTO */
#define UARTO BDH
                                             UARTO BDH REG(UARTO)
#define UARTO BDL
                                             UARTO BDL REG(UARTO)
#define UARTO C1
                                             UARTO C1 REG(UARTO)
                                             UARTO C2 REG(UARTO)
#define UART0 C2
#define UARTO S1
                                             UARTO_S1_REG(UARTO)
#define UART0_S2
                                             UARTO_S2_REG(UARTO)
#define UART0 C3
                                             UARTO_C3_REG(UARTO)
#define UARTO D
                                             UARTO D REG(UARTO)
#define UARTO MA1
                                             UARTO MA1 REG(UARTO)
#define UARTO MA2
                                             UARTO MA2 REG(UARTO)
#define UARTO C4
                                             UARTO C4 REG(UARTO)
#define UARTO C5
                                             UARTO C5 REG(UARTO)
/*!
 * @ }
 */ /* end of group UARTO Register Accessor Macros */
/*!
 * @ }
 */ /* end of group UARTO Peripheral Access Layer */
/* -----
_____
  -- USB Peripheral Access Layer
---- */
```

```
* @addtogroup USB Peripheral Access Layer USB Peripheral Access Layer
 * @ {
*/
/** USB - Register Layout Typedef */
typedef struct {
 I uint8 t PERID;
                                                    /**< Peripheral ID
register, offset: 0x0 */
      uint8_t RESERVED_0[3];
   _I uint8_t IDCOMP;
                                                    /**< Peripheral ID
Complement register, offset: 0x4 */
      uint8 t RESERVED 1[3];
   I uint8 t REV;
                                                    /**< Peripheral
Revision register, offset: 0x8 */
      uint8_t RESERVED_2[3];
    I uint8 t ADDINFO;
                                                    /**< Peripheral
Additional Info register, offset: 0xC */
      uint8 t RESERVED 3[3];
   _IO uint8_t OTGISTAT;
                                                    /**< OTG Interrupt
Status register, offset: 0x10 */
      uint8 t RESERVED 4[3];
                                                   /**< OTG Interrupt
   IO uint8 t OTGICR;
Control Register, offset: 0x14 */
      uint8 t RESERVED 5[3];
   IO uint8 t OTGSTAT;
                                                    /**< OTG Status
register, offset: 0x18 */
       uint8_t RESERVED_6[3];
                                                    /**< OTG Control
   IO uint8 t OTGCTL;
register, offset: 0x1C */
      uint8 t RESERVED 7[99];
    IO uint8 t ISTAT;
                                                    /**< Interrupt Status
register, offset: 0x80 */
   uint8_t RESERVED_8[3];
_IO uint8_t INTEN;
                                                    /**< Interrupt Enable
register, offset: 0x84 */
      uint8_t RESERVED_9[3];
   IO uint8_t ERRSTAT;
                                                    /**< Error Interrupt</pre>
Status register, offset: 0x88 */
      uint8 t RESERVED 10[3];
   IO uint8 t ERREN;
                                                    /**< Error Interrupt
Enable register, offset: 0x8C */
   uint8_t RESERVED_11[3];
I uint8_t STAT;
                                                    /**< Status register,
offset: 0x90 */
      uint8_t RESERVED_12[3];
                                                    /**< Control register,
   IO uint8 t CTL;
offset: 0x94 */
      uint8 t RESERVED 13[3];
   IO uint8 t ADDR;
                                                    /**< Address register,
offset: 0x98 */
      uint8_t RESERVED_14[3];
   _IO uint8_t BDTPAGE1;
                                                    /**< BDT Page Register
1, offset: 0x9C */
      uint8 t RESERVED 15[3];
                                                    /**< Frame Number
   IO uint8 t FRMNUML;
Register Low, offset: 0xA0 */
       uint8 t RESERVED 16[3];
```

```
__IO uint8_t FRMNUMH;
                                                  /**< Frame Number
Register High, offset: 0xA4 */
      uint8_t RESERVED_17[3];
   _IO uint8_t TOKEN;
                                                  /**< Token register,
offset: 0xA8 */
      uint8 t RESERVED_18[3];
                                                  /**< SOF Threshold
    IO uint8 t SOFTHLD;
Register, offset: 0xAC */
      uint8 t RESERVED 19[3];
   IO uint8 t BDTPAGE2;
                                                  /**< BDT Page Register
2, offset: 0 \times B0 \times /
      uint8_t RESERVED_20[3];
  IO uint8 t BDTPAGE3;
                                                  /**< BDT Page Register
3, offset: 0xB4 */
     uint8 t RESERVED 21[11];
  struct {
                                                  /* offset: 0xC0, array
step: 0x4 */
     IO uint8 t ENDPT;
                                                    /**< Endpoint
Control register, array offset: 0xC0, array step: 0x4 */
    uint8 t RESERVED 0[3];
  } ENDPOINT[16];
  IO uint8_t USBCTRL;
                                                  /**< USB Control
register, offset: 0x100 */
      uint8 t RESERVED 22[3];
  I uint8 t OBSERVE;
                                                  /**< USB OTG Observe
register, offset: 0x104 */
   uint8_t RESERVED_23[3];
IO uint8_t CONTROL;
                                                  /**< USB OTG Control
register, offset: 0x108 */
      uint8_t RESERVED_24[3];
   IO uint8 t USBTRC0;
                                                  /**< USB Transceiver
Control Register 0, offset: 0x10C */
      uint8 t RESERVED 25[7];
   IO uint8 t USBFRMADJUST;
                                                  /**< Frame Adjust
Register, offset: 0x114 */
} USB Type, *USB MemMapPtr;
  -- USB - Register accessor macros
  ______
---- */
* @addtogroup USB Register Accessor Macros USB - Register accessor
macros
* @ {
 */
/* USB - Register accessors */
#define USB PERID REG(base)
                                                 ((base)->PERID)
#define USB IDCOMP REG(base)
                                                 ((base) ->IDCOMP)
#define USB_REV_REG(base)
                                                ((base) ->REV)
#define USB ADDINFO REG(base)
                                                ((base)->ADDINFO)
#define USB OTGISTAT REG(base)
                                                ((base)->OTGISTAT)
#define USB OTGICR REG(base)
                                                ((base)->OTGICR)
#define USB OTGSTAT REG(base)
                                                ((base)->OTGSTAT)
#define USB OTGCTL REG(base)
                                                 ((base)->OTGCTL)
#define USB ISTAT REG(base)
                                                 ((base)->ISTAT)
```

```
#define USB INTEN REG(base)
                                                 ((base)->INTEN)
#define USB ERRSTAT REG(base)
                                                 ((base)->ERRSTAT)
#define USB ERREN REG(base)
                                                 ((base)->ERREN)
#define USB_STAT_REG(base)
                                                 ((base)->STAT)
#define USB CTL REG(base)
                                                 ((base)->CTL)
#define USB ADDR REG(base)
                                                 ((base)->ADDR)
#define USB BDTPAGE1 REG(base)
                                                 ((base)->BDTPAGE1)
#define USB FRMNUML REG(base)
                                                 ((base) ->FRMNUML)
#define USB FRMNUMH REG(base)
                                                 ((base) ->FRMNUMH)
#define USB TOKEN REG(base)
                                                 ((base)->TOKEN)
#define USB SOFTHLD REG(base)
                                                 ((base)->SOFTHLD)
#define USB BDTPAGE2 REG(base)
                                                ((base)->BDTPAGE2)
#define USB BDTPAGE3 REG(base)
                                                ((base)->BDTPAGE3)
#define USB ENDPT REG(base, index)
                                                ((base)-
>ENDPOINT[index].ENDPT)
#define USB ENDPT COUNT
                                                16
#define USB USBCTRL REG(base)
                                                ((base)->USBCTRL)
#define USB OBSERVE REG(base)
                                                 ((base)->OBSERVE)
#define USB CONTROL REG(base)
                                                 ((base)->CONTROL)
#define USB USBTRC0 REG(base)
                                                ((base)->USBTRC0)
#define USB USBFRMADJUST REG(base)
                                                ((base) ->USBFRMADJUST)
/*!
* @ }
*/ /* end of group USB Register Accessor Macros */
/* -----
  -- USB Register Masks
---- */
* @addtogroup USB Register Masks USB Register Masks
* @ {
* /
/* PERID Bit Fields */
#define USB PERID ID MASK
                                                 0x3Fu
#define USB PERID ID SHIFT
#define USB PERID ID WIDTH
#define USB PERID ID(x)
(((uint8 t)(((uint8 t)(x)) << USB PERID ID SHIFT)) & USB PERID ID MASK)
/* IDCOMP Bit Fields */
#define USB_IDCOMP_NID_MASK
                                                 0x3Fu
#define USB IDCOMP NID SHIFT
                                                 0
#define USB IDCOMP_NID_WIDTH
                                                 6
#define USB IDCOMP NID(x)
(((uint8 t)(((uint8 t)(x)) << USB IDCOMP NID SHIFT)) & USB IDCOMP NID MASK)
/* REV Bit Fields */
#define USB REV REV MASK
                                                 0xFFu
#define USB_REV_REV_SHIFT
                                                 0
#define USB_REV_REV_WIDTH
#define USB REV REV(x)
(((uint8 t) (((uint8 t) (x)) << USB REV REV SHIFT)) & USB REV REV MASK)
/* ADDINFO Bit Fields */
#define USB ADDINFO IEHOST MASK
                                                 0x1u
#define USB ADDINFO IEHOST SHIFT
                                                 0
#define USB ADDINFO IEHOST WIDTH
                                                 1
```

```
#define USB ADDINFO IEHOST(x)
(((uint8 t)(((uint8 t)(x)) < USB ADDINFO IEHOST SHIFT)) & USB ADDINFO IEHOST
MASK)
#define USB ADDINFO IRQNUM MASK
                                                  0xF8u
#define USB ADDINFO IRQNUM SHIFT
#define USB ADDINFO IRQNUM WIDTH
#define USB ADDINFO IRQNUM(x)
(((uint8 t)(((uint8 t)(x)) < USB ADDINFO IRQNUM SHIFT)) & USB ADDINFO IRQNUM
MASK)
/* OTGISTAT Bit Fields */
#define USB OTGISTAT AVBUSCHG MASK
                                                  0x1u
#define USB_OTGISTAT_AVBUSCHG_SHIFT
#define USB OTGISTAT AVBUSCHG WIDTH
#define USB OTGISTAT AVBUSCHG(x)
(((uint8 t)(((uint8 t)(x)) << USB OTGISTAT AVBUSCHG SHIFT)) &USB OTGISTAT AV
BUSCHG MASK)
#define USB OTGISTAT B SESS CHG MASK
                                                  0x4u
#define USB OTGISTAT B SESS CHG SHIFT
                                                  2
#define USB OTGISTAT B SESS CHG WIDTH
#define USB OTGISTAT B SESS CHG(x)
(((uint8 t)(((uint8 t)(x)) << USB OTGISTAT B SESS CHG SHIFT)) & USB OTGISTAT
B SESS CHG MASK)
#define USB OTGISTAT SESSVLDCHG_MASK
                                                  0x8u
#define USB OTGISTAT SESSVLDCHG SHIFT
                                                  3
#define USB OTGISTAT SESSVLDCHG WIDTH
#define USB OTGISTAT SESSVLDCHG(x)
(((uint8 t)(((uint8 t)(x)) < USB OTGISTAT SESSVLDCHG SHIFT)) & USB OTGISTAT
SESSVLDCHG MASK)
#define USB OTGISTAT LINE STATE CHG MASK
                                                  0x20u
#define USB OTGISTAT LINE STATE CHG SHIFT
#define USB OTGISTAT LINE STATE CHG WIDTH
                                                  1
#define USB OTGISTAT LINE STATE CHG(x)
(((uint8 t)(((uint8 t)(x)) < USB OTGISTAT LINE STATE CHG SHIFT)) & USB OTGIS
TAT LINE STATE CHG MASK)
#define USB OTGISTAT ONEMSEC MASK
                                                  0x40u
#define USB OTGISTAT ONEMSEC SHIFT
                                                  6
#define USB_OTGISTAT_ONEMSEC_WIDTH
                                                  1
#define USB_OTGISTAT_ONEMSEC(x)
(((uint8 t)(((uint8 t)(x)) << USB OTGISTAT ONEMSEC SHIFT)) & USB OTGISTAT ONE
MSEC MASK)
#define USB OTGISTAT IDCHG MASK
                                                  0x80u
#define USB OTGISTAT IDCHG SHIFT
#define USB OTGISTAT IDCHG WIDTH
                                                  1
#define USB OTGISTAT IDCHG(x)
(((uint8 t)(((uint8 t)(x)) < USB OTGISTAT IDCHG SHIFT)) & USB OTGISTAT IDCHG
MASK)
/* OTGICR Bit Fields */
#define USB OTGICR AVBUSEN MASK
                                                  0x1u
#define USB OTGICR AVBUSEN SHIFT
                                                  \cap
#define USB OTGICR AVBUSEN WIDTH
#define USB OTGICR AVBUSEN(x)
(((uint8 t)(((uint8 t)(x)) < USB OTGICR AVBUSEN SHIFT)) & USB OTGICR AVBUSEN
MASK)
#define USB OTGICR BSESSEN MASK
                                                  0x4u
#define USB OTGICR BSESSEN SHIFT
                                                  2
#define USB OTGICR BSESSEN WIDTH
#define USB OTGICR BSESSEN(x)
(((uint8 t)(((uint8 t)(x)) < USB OTGICR BSESSEN SHIFT)) & USB OTGICR BSESSEN
MASK)
#define USB OTGICR SESSVLDEN MASK
                                                  0x8u
```

```
#define USB OTGICR SESSVLDEN SHIFT
#define USB OTGICR SESSVLDEN WIDTH
#define USB OTGICR SESSVLDEN(x)
(((uint8 t)(((uint8 t)(x)) << USB OTGICR SESSVLDEN SHIFT)) & USB OTGICR SESSV
LDEN MASK)
#define USB OTGICR LINESTATEEN MASK
                                                   0 \times 2.011
#define USB OTGICR LINESTATEEN SHIFT
#define USB OTGICR LINESTATEEN WIDTH
#define USB OTGICR LINESTATEEN(x)
(((uint8 t) (((uint8 t) (x)) << USB OTGICR LINESTATEEN SHIFT)) &USB OTGICR LIN
ESTATEEN MASK)
#define USB OTGICR ONEMSECEN MASK
                                                   0x40u
#define USB OTGICR ONEMSECEN SHIFT
                                                   6
#define USB OTGICR ONEMSECEN WIDTH
#define USB OTGICR ONEMSECEN(x)
(((uint8_t)(((uint8_t)(x))<<USB_OTGICR_ONEMSECEN_SHIFT))&USB_OTGICR_ONEMS
ECEN MASK)
#define USB OTGICR IDEN MASK
                                                   0x80u
#define USB OTGICR IDEN SHIFT
                                                   7
#define USB OTGICR IDEN WIDTH
                                                   1
#define USB OTGICR IDEN(x)
(((uint8 t)(((uint8 t)(x)) << USB OTGICR IDEN SHIFT)) & USB OTGICR IDEN MASK)
/* OTGSTAT Bit Fields */
#define USB OTGSTAT AVBUSVLD MASK
                                                   0x1u
#define USB OTGSTAT AVBUSVLD SHIFT
#define USB OTGSTAT AVBUSVLD WIDTH
                                                   1
#define USB OTGSTAT AVBUSVLD(x)
(((uint8 t)(((uint8 t)(x)) < USB OTGSTAT AVBUSVLD SHIFT)) & USB OTGSTAT AVBU
SVLD MASK)
#define USB OTGSTAT BSESSEND MASK
                                                   0x4u
#define USB OTGSTAT BSESSEND SHIFT
                                                   2
#define USB OTGSTAT BSESSEND WIDTH
#define USB OTGSTAT BSESSEND(x)
(((uint8 t) (((uint8 t) (x)) << USB OTGSTAT BSESSEND SHIFT)) &USB OTGSTAT BSES
SEND MASK)
#define USB OTGSTAT SESS VLD MASK
                                                   0x8u
#define USB_OTGSTAT_SESS_VLD_SHIFT
#define USB_OTGSTAT_SESS_VLD_WIDTH
#define USB OTGSTAT SESS VLD(x)
(((uint8 t) (((uint8 t) (x)) << USB OTGSTAT SESS VLD SHIFT)) &USB OTGSTAT SESS
VLD MASK)
#define USB OTGSTAT LINESTATESTABLE MASK
                                                   0x20u
#define USB_OTGSTAT_LINESTATESTABLE_SHIFT
#define USB OTGSTAT LINESTATESTABLE WIDTH
                                                   1
#define USB_OTGSTAT_LINESTATESTABLE(x)
(((uint8_t)(((uint8_t)(x))<<USB_OTGSTAT_LINESTATESTABLE_SHIFT))&USB_OTGST</pre>
AT LINESTATESTABLE MASK)
#define USB OTGSTAT ONEMSECEN MASK
                                                   0x40u
#define USB OTGSTAT ONEMSECEN SHIFT
                                                   6
#define USB OTGSTAT ONEMSECEN WIDTH
                                                   1
#define USB OTGSTAT ONEMSECEN(x)
(((uint8 t) (((uint8 t) (x)) << USB OTGSTAT ONEMSECEN SHIFT)) &USB OTGSTAT ONE
MSECEN MASK)
#define USB_OTGSTAT_ID_MASK
                                                   0x80u
#define USB OTGSTAT ID SHIFT
                                                   7
#define USB OTGSTAT ID WIDTH
                                                   1
#define USB OTGSTAT ID(x)
(((uint8 t)(((uint8 t)(x)) << USB OTGSTAT ID SHIFT)) & USB OTGSTAT ID MASK)
/* OTGCTL Bit Fields */
#define USB OTGCTL OTGEN MASK
                                                   0x4u
```

```
#define USB OTGCTL OTGEN SHIFT
                                                   2
#define USB OTGCTL OTGEN WIDTH
#define USB OTGCTL OTGEN(x)
(((uint8 t)(((uint8 t)(x)) << USB OTGCTL OTGEN SHIFT)) & USB OTGCTL OTGEN MAS
#define USB OTGCTL DMLOW MASK
                                                   0x10u
#define USB OTGCTL DMLOW SHIFT
#define USB OTGCTL DMLOW WIDTH
                                                   1
#define USB OTGCTL DMLOW(x)
(((uint8 t)(((uint8 t)(x)) << USB OTGCTL DMLOW SHIFT)) & USB OTGCTL DMLOW MAS
#define USB OTGCTL DPLOW MASK
                                                   0x20u
#define USB OTGCTL DPLOW SHIFT
                                                   5
                                                   1
#define USB OTGCTL DPLOW WIDTH
#define USB OTGCTL DPLOW(x)
(((uint8_t)(((uint8_t)(x))<<USB_OTGCTL_DPLOW_SHIFT))&USB_OTGCTL_DPLOW_MAS
#define USB OTGCTL DPHIGH MASK
                                                   0x80u
#define USB OTGCTL DPHIGH SHIFT
                                                   7
#define USB OTGCTL DPHIGH WIDTH
                                                   1
#define USB OTGCTL DPHIGH(x)
(((uint8 t)(((uint8 t)(x)) << USB OTGCTL DPHIGH SHIFT)) & USB OTGCTL DPHIGH M
ASK)
/* ISTAT Bit Fields */
#define USB ISTAT USBRST MASK
                                                   0x1u
#define USB_ISTAT_USBRST_SHIFT
#define USB ISTAT USBRST WIDTH
                                                   1
#define USB ISTAT USBRST(x)
(((uint8 t)(((uint8 t)(x))<<USB ISTAT USBRST SHIFT))&USB ISTAT USBRST MAS
K)
#define USB ISTAT ERROR MASK
                                                   0x2u
#define USB ISTAT ERROR SHIFT
                                                   1
#define USB ISTAT ERROR WIDTH
#define USB_ISTAT ERROR(x)
(((uint8 t)(((uint8 t)(x))<<USB ISTAT ERROR SHIFT))&USB ISTAT ERROR MASK)
#define USB ISTAT SOFTOK MASK
                                                   0x4u
#define USB_ISTAT_SOFTOK_SHIFT
#define USB_ISTAT_SOFTOK_WIDTH
#define USB ISTAT SOFTOK(x)
(((uint8 t)(((uint8 t)(x)) << USB ISTAT SOFTOK SHIFT)) & USB ISTAT SOFTOK MAS
#define USB ISTAT TOKDNE MASK
                                                   0x8u
#define USB_ISTAT_TOKDNE_SHIFT
                                                   3
#define USB ISTAT TOKDNE WIDTH
                                                   1
#define USB_ISTAT_TOKDNE(x)
(((uint8 t)(((uint8 t)(x)) << USB ISTAT TOKDNE SHIFT)) & USB ISTAT TOKDNE MAS
K)
#define USB ISTAT SLEEP MASK
                                                   0x10u
#define USB ISTAT SLEEP SHIFT
                                                   4
#define USB ISTAT SLEEP WIDTH
                                                   1
#define USB ISTAT SLEEP(x)
(((uint8 t)(((uint8 t)(x)) << USB ISTAT SLEEP SHIFT)) & USB ISTAT SLEEP MASK)
#define USB ISTAT RESUME MASK
                                                  0x20u
#define USB_ISTAT_RESUME_SHIFT
                                                   5
#define USB ISTAT RESUME WIDTH
                                                   1
#define USB ISTAT RESUME(x)
(((uint8 t)(((uint8 t)(x)) << USB ISTAT RESUME SHIFT)) & USB ISTAT RESUME MAS
#define USB ISTAT ATTACH MASK
                                                   0x40u
#define USB ISTAT ATTACH SHIFT
                                                   6
```

```
#define USB ISTAT ATTACH WIDTH
                                                   1
#define USB ISTAT ATTACH(x)
(((uint8 t)(((uint8 t)(x)) << USB ISTAT ATTACH SHIFT)) & USB ISTAT ATTACH MAS
#define USB ISTAT STALL MASK
                                                   0x80u
#define USB ISTAT STALL SHIFT
                                                   7
#define USB ISTAT STALL WIDTH
                                                   1
#define USB ISTAT STALL(x)
(((uint8 t) (((uint8 t) (x)) << USB ISTAT STALL SHIFT)) &USB_ISTAT_STALL_MASK)
/* INTEN Bit Fields */
#define USB INTEN USBRSTEN MASK
                                                   0x1u
#define USB INTEN USBRSTEN SHIFT
                                                   0
#define USB INTEN USBRSTEN WIDTH
#define USB_INTEN_USBRSTEN(x)
(((uint8 t)(((uint8 t)(x)) << USB INTEN USBRSTEN SHIFT)) & USB INTEN USBRSTEN
MASK)
#define USB INTEN ERROREN MASK
                                                   0x2u
#define USB INTEN ERROREN SHIFT
                                                   1
#define USB INTEN ERROREN WIDTH
#define USB INTEN ERROREN(x)
(((uint8 t)(((uint8 t)(x)) << USB INTEN ERROREN SHIFT)) & USB INTEN ERROREN M
#define USB INTEN SOFTOKEN MASK
                                                   0x4u
#define USB INTEN SOFTOKEN SHIFT
#define USB INTEN SOFTOKEN WIDTH
#define USB INTEN SOFTOKEN(x)
(((uint8 t)(((uint8 t)(x)) << USB INTEN SOFTOKEN SHIFT)) & USB INTEN SOFTOKEN
#define USB INTEN TOKDNEEN MASK
                                                   0x8u
#define USB INTEN TOKDNEEN SHIFT
                                                   3
#define USB_INTEN TOKDNEEN WIDTH
                                                   1
#define USB INTEN TOKDNEEN(x)
(((uint8 t)(((uint8 t)(x)) << USB INTEN TOKONEEN SHIFT)) & USB INTEN TOKONEEN
MASK)
#define USB INTEN SLEEPEN MASK
                                                   0x10u
#define USB INTEN SLEEPEN SHIFT
                                                   4
#define USB_INTEN_SLEEPEN_WIDTH
                                                   1
#define USB_INTEN_SLEEPEN(x)
(((uint8 t)(((uint8 t)(x)) << USB INTEN SLEEPEN SHIFT)) & USB INTEN SLEEPEN M
ASK)
#define USB INTEN RESUMEEN MASK
                                                   0x20u
#define USB INTEN RESUMEEN SHIFT
                                                   5
#define USB INTEN RESUMEEN WIDTH
                                                   1
#define USB INTEN RESUMEEN(x)
(((uint8 t)(((uint8 t)(x)) << USB INTEN RESUMEEN SHIFT)) & USB INTEN RESUMEEN
MASK)
                                                   0x40u
#define USB INTEN ATTACHEN MASK
#define USB INTEN ATTACHEN SHIFT
                                                   6
#define USB INTEN ATTACHEN WIDTH
#define USB INTEN ATTACHEN(x)
(((uint8 t)(((uint8 t)(x)) << USB INTEN ATTACHEN SHIFT)) &USB INTEN ATTACHEN
MASK)
#define USB INTEN STALLEN MASK
                                                   0x80u
#define USB_INTEN_STALLEN_SHIFT
#define USB INTEN STALLEN WIDTH
                                                   1
#define USB INTEN STALLEN(x)
(((uint8 t)(((uint8 t)(x)) << USB INTEN STALLEN SHIFT)) & USB INTEN STALLEN M
/* ERRSTAT Bit Fields */
#define USB ERRSTAT PIDERR MASK
                                                   0x1u
```

```
#define USB ERRSTAT PIDERR SHIFT
                                                   0
#define USB ERRSTAT PIDERR WIDTH
#define USB_ERRSTAT_PIDERR(x)
(((uint8 t)(((uint8 t)(x)) << USB ERRSTAT PIDERR SHIFT)) & USB ERRSTAT PIDERR
MASK)
#define USB ERRSTAT CRC5EOF MASK
                                                   0 \times 2 11
#define USB ERRSTAT CRC5EOF SHIFT
                                                   1
#define USB ERRSTAT CRC5EOF WIDTH
#define USB ERRSTAT CRC5EOF(x)
(((uint8 t) (((uint8 t) (x)) << USB ERRSTAT CRC5EOF SHIFT)) &USB ERRSTAT CRC5E
OF MASK)
#define USB ERRSTAT CRC16 MASK
                                                   0x4u
#define USB ERRSTAT CRC16 SHIFT
                                                   2
                                                   1
#define USB ERRSTAT CRC16 WIDTH
#define USB ERRSTAT CRC16(x)
(((uint8 t)(((uint8 t)(x)) << USB ERRSTAT CRC16 SHIFT))&USB ERRSTAT CRC16 M
ASK)
#define USB ERRSTAT DFN8 MASK
                                                   0x8u
#define USB ERRSTAT DFN8 SHIFT
                                                   3
#define USB ERRSTAT DFN8 WIDTH
                                                   1
#define USB_ERRSTAT_DFN8(x)
(((uint8 t)(((uint8 t)(x)) << USB ERRSTAT DFN8 SHIFT)) & USB ERRSTAT DFN8 MAS
K)
#define USB ERRSTAT BTOERR MASK
                                                   0x10u
#define USB ERRSTAT BTOERR SHIFT
                                                   4
#define USB ERRSTAT BTOERR WIDTH
                                                   1
#define USB ERRSTAT BTOERR(x)
(((uint8 t)(((uint8 t)(x)) << USB ERRSTAT BTOERR SHIFT)) & USB ERRSTAT BTOERR
MASK)
#define USB ERRSTAT DMAERR MASK
                                                   0x20u
#define USB ERRSTAT DMAERR SHIFT
                                                   5
#define USB ERRSTAT DMAERR WIDTH
#define USB ERRSTAT DMAERR(x)
(((uint8_t)(((uint8_t)(x))<<USB ERRSTAT DMAERR SHIFT))&USB ERRSTAT DMAERR
MASK)
#define USB ERRSTAT BTSERR MASK
                                                   0x80u
#define USB ERRSTAT BTSERR SHIFT
                                                   7
#define USB_ERRSTAT_BTSERR_WIDTH
#define USB ERRSTAT BTSERR(x)
(((uint8 t)(((uint8 t)(x)) << USB ERRSTAT BTSERR SHIFT)) & USB ERRSTAT BTSERR
/* ERREN Bit Fields */
#define USB ERREN PIDERREN MASK
                                                   0×111
#define USB ERREN PIDERREN SHIFT
                                                   \cap
#define USB_ERREN_PIDERREN_WIDTH
                                                   1
#define USB_ERREN_PIDERREN(x)
(((uint8 t)(((uint8 t)(x)) << USB ERREN PIDERREN SHIFT)) & USB ERREN PIDERREN
MASK)
#define USB ERREN CRC5EOFEN MASK
                                                   0x2u
#define USB ERREN CRC5EOFEN SHIFT
                                                   1
#define USB ERREN CRC5EOFEN WIDTH
#define USB ERREN CRC5EOFEN(x)
(((uint8 t)(((uint8 t)(x)) < USB ERREN CRC5EOFEN SHIFT)) & USB ERREN CRC5EOF
EN MASK)
#define USB ERREN CRC16EN MASK
                                                   0 \times 4 u
#define USB ERREN CRC16EN SHIFT
#define USB ERREN CRC16EN WIDTH
                                                   1
#define USB ERREN CRC16EN(x)
(((uint8 t)(((uint8 t)(x))<<USB ERREN CRC16EN SHIFT))&USB ERREN CRC16EN M
ASK)
```

```
#define USB ERREN DFN8EN MASK
                                                  0x8u
#define USB ERREN DFN8EN SHIFT
                                                   3
#define USB_ERREN_DFN8EN_WIDTH
                                                   1
#define USB ERREN DFN8EN(x)
(((uint8 t)(((uint8 t)(x)) << USB ERREN DFN8EN SHIFT)) & USB ERREN DFN8EN MAS
#define USB ERREN BTOERREN MASK
                                                  0x10u
#define USB ERREN BTOERREN SHIFT
#define USB ERREN BTOERREN WIDTH
                                                   1
#define USB ERREN BTOERREN(x)
(((uint8 t) (((uint8 t) (x)) << USB ERREN BTOERREN SHIFT)) & USB ERREN BTOERREN
MASK)
#define USB ERREN DMAERREN MASK
                                                  0x20u
#define USB ERREN DMAERREN SHIFT
                                                   5
#define USB_ERREN DMAERREN WIDTH
                                                   1
#define USB ERREN DMAERREN(x)
(((uint8_t)(((uint8_t)(x)) << USB ERREN DMAERREN SHIFT))&USB ERREN DMAERREN
MASK)
#define USB ERREN BTSERREN MASK
                                                  0x80u
#define USB ERREN BTSERREN SHIFT
                                                   7
#define USB ERREN_BTSERREN_WIDTH
#define USB ERREN BTSERREN(x)
(((uint8_t)(((uint8_t)(x)) << USB ERREN BTSERREN SHIFT))&USB ERREN BTSERREN
MASK)
/* STAT Bit Fields */
#define USB STAT ODD MASK
                                                   0x4u
#define USB STAT ODD SHIFT
                                                   2
#define USB STAT ODD WIDTH
#define USB STAT ODD(x)
(((uint8_t)(((uint8_t)(x)) << USB STAT ODD SHIFT))&USB STAT ODD MASK)
#define USB STAT TX MASK
                                                   0x8u
#define USB STAT TX SHIFT
                                                   3
#define USB STAT TX WIDTH
                                                   1
#define USB STAT TX(x)
(((uint8 t)(((uint8 t)(x)) << USB STAT TX SHIFT)) & USB STAT TX MASK)
#define USB STAT ENDP MASK
                                                  0xF0u
#define USB_STAT_ENDP_SHIFT
#define USB_STAT_ENDP_WIDTH
#define USB STAT ENDP(x)
(((uint8 t)(((uint8 t)(x)) << USB STAT ENDP SHIFT)) & USB STAT ENDP MASK)
/* CTL Bit Fields */
#define USB CTL USBENSOFEN MASK
                                                   0x1u
#define USB CTL USBENSOFEN SHIFT
                                                   0
#define USB CTL USBENSOFEN WIDTH
                                                   1
#define USB CTL USBENSOFEN(x)
(((uint8 t)(((uint8 t)(x)) << USB CTL USBENSOFEN SHIFT)) & USB CTL USBENSOFEN
MASK)
#define USB CTL ODDRST MASK
                                                   0x2u
#define USB CTL ODDRST SHIFT
                                                   1
#define USB CTL ODDRST WIDTH
                                                   1
#define USB CTL ODDRST(x)
(((uint8 t)(((uint8 t)(x)) << USB CTL ODDRST SHIFT)) & USB CTL ODDRST MASK)
#define USB CTL RESUME MASK
                                                  0x4u
#define USB_CTL_RESUME_SHIFT
                                                   2
#define USB CTL RESUME WIDTH
#define USB CTL RESUME(x)
(((uint8 t)(((uint8 t)(x)) << USB CTL RESUME SHIFT)) & USB CTL RESUME MASK)
#define USB CTL HOSTMODEEN MASK
                                                  0x8u
#define USB CTL HOSTMODEEN SHIFT
                                                   3
#define USB CTL HOSTMODEEN WIDTH
                                                   1
```

```
#define USB CTL HOSTMODEEN(x)
(((uint8 t)(((uint8 t)(x)) < USB CTL HOSTMODEEN SHIFT)) & USB CTL HOSTMODEEN
MASK)
#define USB CTL RESET MASK
                                                   0x10u
#define USB CTL RESET SHIFT
                                                   4
#define USB CTL RESET WIDTH
                                                   1
#define USB CTL RESET(x)
(((uint8 t)(((uint8 t)(x)) << USB CTL RESET SHIFT)) &USB CTL RESET MASK)
#define USB CTL TXSUSPENDTOKENBUSY MASK
                                                   0x20u
#define USB CTL TXSUSPENDTOKENBUSY SHIFT
                                                   5
#define USB CTL TXSUSPENDTOKENBUSY WIDTH
                                                   1
#define USB CTL TXSUSPENDTOKENBUSY(x)
(((uint8 t)(((uint8 t)(x)) < USB CTL TXSUSPENDTOKENBUSY SHIFT)) & USB CTL TX
SUSPENDTOKENBUSY MASK)
#define USB CTL SE0 MASK
                                                   0x40u
#define USB CTL SEO SHIFT
                                                   6
#define USB CTL SEO WIDTH
#define USB CTL SEO(x)
(((uint8 t)(((uint8 t)(x)) << USB CTL SEO SHIFT)) & USB CTL SEO MASK)
#define USB CTL JSTATE MASK
                                                   0x80u
#define USB_CTL_JSTATE_SHIFT
#define USB CTL JSTATE WIDTH
                                                   1
#define USB CTL JSTATE(x)
(((uint8 t)(((uint8 t)(x)) << USB CTL JSTATE SHIFT))&USB_CTL_JSTATE_MASK)
/* ADDR Bit Fields */
#define USB ADDR ADDR MASK
                                                   0x7Fu
#define USB ADDR ADDR SHIFT
                                                   0
                                                   7
#define USB ADDR ADDR WIDTH
#define USB ADDR ADDR(x)
(((uint8 t) (((uint8 t)(x)) << USB ADDR ADDR SHIFT)) & USB ADDR ADDR MASK)
#define USB ADDR LSEN MASK
                                                   0x80u
#define USB ADDR LSEN SHIFT
                                                   7
#define USB ADDR LSEN WIDTH
                                                   1
#define USB ADDR LSEN(x)
(((uint8 t)(((uint8 t)(x)) << USB ADDR LSEN SHIFT)) & USB ADDR LSEN MASK)
/* BDTPAGE1 Bit Fields */
#define USB BDTPAGE1 BDTBA MASK
                                                   0xFEu
#define USB_BDTPAGE1_BDTBA_SHIFT
                                                   1
#define USB_BDTPAGE1_BDTBA_WIDTH
#define USB BDTPAGE1 BDTBA(x)
(((uint8 t)(((uint8 t)(x)) << USB BDTPAGE1 BDTBA SHIFT)) & USB BDTPAGE1 BDTBA
MASK)
/* FRMNUML Bit Fields */
#define USB FRMNUML FRM MASK
                                                   0xFFu
#define USB FRMNUML FRM SHIFT
                                                   \cap
#define USB_FRMNUML_FRM_WIDTH
                                                   8
#define USB FRMNUML FRM(x)
(((uint8 t)(((uint8 t)(x)) << USB FRMNUML FRM SHIFT)) & USB FRMNUML FRM MASK)
/* FRMNUMH Bit Fields */
#define USB FRMNUMH FRM MASK
                                                   0x7u
#define USB FRMNUMH FRM SHIFT
                                                   0
#define USB FRMNUMH FRM WIDTH
                                                   3
#define USB FRMNUMH FRM(x)
(((uint8_t)(((uint8_t)(x))<<USB_FRMNUMH_FRM_SHIFT))&USB_FRMNUMH_FRM_MASK)</pre>
/* TOKEN Bit Fields */
#define USB TOKEN TOKENENDPT MASK
                                                   OxFii
#define USB TOKEN TOKENENDPT SHIFT
                                                   0
#define USB TOKEN TOKENENDPT WIDTH
                                                   4
```

```
#define USB TOKEN TOKENENDPT(x)
(((uint8 t) (((uint8 t) (x)) << USB TOKEN TOKENENDPT SHIFT)) &USB TOKEN TOKENE
NDPT MASK)
#define USB TOKEN TOKENPID MASK
                                                   0xF0u
#define USB TOKEN TOKENPID SHIFT
#define USB TOKEN TOKENPID WIDTH
                                                   4
#define USB TOKEN TOKENPID(x)
(((uint8 t)(((uint8 t)(x)) < USB TOKEN TOKENPID SHIFT)) & USB TOKEN TOKENPID
MASK)
/* SOFTHLD Bit Fields */
#define USB SOFTHLD CNT MASK
                                                   0xFFu
#define USB SOFTHLD CNT SHIFT
                                                   0
#define USB SOFTHLD CNT WIDTH
#define USB SOFTHLD CNT(x)
(((uint8 t)(((uint8 t)(x)) << USB SOFTHLD CNT SHIFT)) & USB SOFTHLD CNT MASK)
/* BDTPAGE2 Bit Fields */
#define USB BDTPAGE2 BDTBA MASK
                                                   0xFFu
#define USB_BDTPAGE2_BDTBA_SHIFT
                                                   0
#define USB BDTPAGE2 BDTBA WIDTH
                                                   8
#define USB BDTPAGE2 BDTBA(x)
(((uint8 t)(((uint8 t)(x))<<USB BDTPAGE2 BDTBA SHIFT))&USB BDTPAGE2 BDTBA
MASK)
/* BDTPAGE3 Bit Fields */
#define USB BDTPAGE3 BDTBA MASK
                                                   0xFFu
#define USB BDTPAGE3 BDTBA SHIFT
#define USB BDTPAGE3 BDTBA WIDTH
#define USB BDTPAGE3 BDTBA(x)
(((uint8 t)(((uint8 t)(x)) << USB BDTPAGE3 BDTBA SHIFT)) & USB BDTPAGE3 BDTBA
MASK)
/* ENDPT Bit Fields */
#define USB ENDPT EPHSHK MASK
                                                   0x1u
#define USB ENDPT EPHSHK SHIFT
                                                   \cap
#define USB ENDPT EPHSHK WIDTH
                                                   1
#define USB ENDPT EPHSHK(x)
(((uint8 t)(((uint8 t)(x))<<USB ENDPT EPHSHK SHIFT))&USB ENDPT EPHSHK MAS
#define USB ENDPT EPSTALL MASK
                                                   0x2u
#define USB_ENDPT_EPSTALL_SHIFT
                                                   1
#define USB ENDPT EPSTALL WIDTH
                                                   1
#define USB ENDPT EPSTALL(x)
(((uint8 t)(((uint8 t)(x)) << USB ENDPT EPSTALL SHIFT)) &USB ENDPT EPSTALL M
ASK)
#define USB ENDPT EPTXEN MASK
                                                   0 \times 411
#define USB ENDPT EPTXEN SHIFT
                                                   2
#define USB_ENDPT_EPTXEN_WIDTH
#define USB_ENDPT_EPTXEN(x)
(((uint8 t)(((uint8 t)(x)) << USB ENDPT EPTXEN SHIFT)) &USB ENDPT EPTXEN MAS
K)
#define USB ENDPT EPRXEN MASK
                                                   0x8u
#define USB ENDPT EPRXEN SHIFT
                                                   3
#define USB ENDPT EPRXEN WIDTH
#define USB ENDPT EPRXEN(x)
(((uint8 t)(((uint8 t)(x)) << USB ENDPT EPRXEN SHIFT)) & USB ENDPT EPRXEN MAS
#define USB ENDPT EPCTLDIS MASK
                                                   0 \times 10 u
#define USB ENDPT EPCTLDIS SHIFT
                                                   4
#define USB ENDPT EPCTLDIS WIDTH
                                                   1
#define USB ENDPT EPCTLDIS(x)
(((uint8 t)(((uint8 t)(x)) << USB ENDPT EPCTLDIS SHIFT)) &USB ENDPT EPCTLDIS
MASK)
```

```
#define USB ENDPT RETRYDIS MASK
                                                 0x40u
#define USB ENDPT RETRYDIS SHIFT
#define USB_ENDPT_RETRYDIS_WIDTH
#define USB_ENDPT_RETRYDIS(x)
(((uint8 t)(((uint8 t)(x)) << USB ENDPT RETRYDIS SHIFT)) & USB ENDPT RETRYDIS
MASK)
#define USB ENDPT HOSTWOHUB MASK
                                                  0x80u
#define USB ENDPT HOSTWOHUB SHIFT
#define USB ENDPT HOSTWOHUB WIDTH
                                                  1
#define USB ENDPT HOSTWOHUB(x)
(((uint8 t) (((uint8 t) (x)) << USB ENDPT HOSTWOHUB SHIFT)) &USB ENDPT HOSTWOH
UB MASK)
/* USBCTRL Bit Fields */
#define USB USBCTRL PDE MASK
                                                  0x40u
#define USB USBCTRL PDE SHIFT
                                                  6
#define USB USBCTRL PDE WIDTH
#define USB USBCTRL PDE(x)
(((uint8 t) (((uint8 t) (x)) << USB USBCTRL PDE SHIFT)) &USB USBCTRL PDE MASK)
#define USB USBCTRL SUSP MASK
                                                  0x80u
#define USB USBCTRL SUSP SHIFT
#define USB USBCTRL SUSP WIDTH
#define USB USBCTRL SUSP(x)
(((uint8 t)(((uint8 t)(x)) << USB USBCTRL SUSP SHIFT)) & USB USBCTRL SUSP MAS
/* OBSERVE Bit Fields */
#define USB OBSERVE DMPD MASK
                                                  0x10u
#define USB OBSERVE DMPD SHIFT
#define USB OBSERVE DMPD WIDTH
#define USB OBSERVE DMPD(x)
(((uint8_t)(((uint8_t)(x)) << USB OBSERVE DMPD SHIFT)) &USB OBSERVE DMPD MAS
K)
#define USB OBSERVE DPPD MASK
                                                  0x40u
#define USB OBSERVE DPPD SHIFT
#define USB OBSERVE DPPD WIDTH
#define USB OBSERVE DPPD(x)
(((uint8 t)(((uint8 t)(x)) << USB OBSERVE DPPD SHIFT)) & USB OBSERVE DPPD MAS
#define USB_OBSERVE_DPPU_MASK
                                                  0x80u
#define USB OBSERVE DPPU SHIFT
#define USB OBSERVE DPPU WIDTH
                                                  1
#define USB OBSERVE DPPU(x)
(((uint8 t)(((uint8 t)(x)) << USB OBSERVE DPPU SHIFT)) &USB OBSERVE DPPU MAS
/* CONTROL Bit Fields */
#define USB CONTROL DPPULLUPNONOTG MASK
                                                  0x10u
#define USB_CONTROL_DPPULLUPNONOTG_SHIFT
#define USB CONTROL DPPULLUPNONOTG WIDTH
#define USB_CONTROL DPPULLUPNONOTG(x)
(((uint8 t)(((uint8 t)(x)) < USB CONTROL DPPULLUPNONOTG SHIFT)) & USB CONTRO
L DPPULLUPNONOTG MASK)
/* USBTRC0 Bit Fields */
#define USB USBTRCO USB RESUME INT MASK
                                                 0x1u
#define USB_USBTRCO_USB_RESUME_INT_SHIFT
#define USB_USBTRCO_USB_RESUME_INT_WIDTH
#define USB_USBTRCO_USB_RESUME_INT(x)
(((uint8 t) (((uint8 t) (x)) << USB USBTRCO USB RESUME INT SHIFT)) &USB USBTRC
0 USB RESUME INT MASK)
#define USB USBTRC0 SYNC DET MASK
                                                  0x2u
#define USB USBTRC0 SYNC DET SHIFT
                                                  1
#define USB USBTRC0 SYNC DET WIDTH
```

```
#define USB USBTRC0 SYNC DET(x)
(((uint8 t)(((uint8 t)(x)) << USB USBTRC0 SYNC DET SHIFT)) & USB USBTRC0 SYNC
DET MASK)
#define USB USBTRC0 USBRESMEN MASK
                                                0x20u
#define USB USBTRC0 USBRESMEN SHIFT
#define USB USBTRCO USBRESMEN WIDTH
#define USB USBTRCO USBRESMEN(x)
(((uint8 t)(((uint8 t)(x)) < USB USBTRC0 USBRESMEN SHIFT)) & USB USBTRC0 USB
RESMEN MASK)
#define USB USBTRC0 USBRESET MASK
                                                0x80u
#define USB USBTRC0 USBRESET SHIFT
                                                7
#define USB_USBTRC0_USBRESET_WIDTH
                                                1
#define USB USBTRC0 USBRESET(x)
(((uint8 t)(((uint8 t)(x)) << USB USBTRC0 USBRESET SHIFT)) &USB USBTRC0 USBR
ESET MASK)
/* USBFRMADJUST Bit Fields */
#define USB USBFRMADJUST ADJ MASK
                                                0xFFu
#define USB_USBFRMADJUST_ADJ_SHIFT
#define USB USBFRMADJUST ADJ WIDTH
#define USB USBFRMADJUST ADJ(x)
(((uint8 t)(((uint8 t)(x)) << USB USBFRMADJUST ADJ SHIFT)) & USB USBFRMADJUST
ADJ MASK)
/*!
* @ }
 */ /* end of group USB Register Masks */
/* USB - Peripheral instance base addresses */
/** Peripheral USBO base address */
#define USB0 BASE
                                                (0x40072000u)
/** Peripheral USB0 base pointer */
#define USB0
                                                ((USB Type *)USB0 BASE)
#define USB0 BASE PTR
/** Array initializer of USB peripheral base addresses */
#define USB BASE ADDRS
                                               { USBO BASE }
/** Array initializer of USB peripheral base pointers */
#define USB BASE PTRS
                                                { USBO }
/* -----
  -- USB - Register accessor macros
_____ */
/*!
* @addtogroup USB Register Accessor Macros USB - Register accessor
macros
* @ {
* /
/* USB - Register instance definitions */
/* USB0 */
#define USB0 PERID
                                                USB PERID REG(USB0)
#define USB0 IDCOMP
                                                USB IDCOMP REG(USB0)
#define USB0 REV
                                                USB REV REG(USB0)
#define USB0 ADDINFO
                                                USB ADDINFO REG(USB0)
                                                USB OTGISTAT REG(USB0)
#define USB0 OTGISTAT
#define USB0 OTGICR
                                                USB OTGICR REG(USB0)
```

```
#define USB0 OTGSTAT
                                                  USB OTGSTAT REG(USB0)
                                                  USB OTGCTL REG(USB0)
#define USB0 OTGCTL
#define USB0_ISTAT
                                                  USB ISTAT REG(USB0)
#define USB0_INTEN
                                                  USB INTEN REG(USB0)
#define USB0 ERRSTAT
                                                  USB ERRSTAT REG(USB0)
#define USB0 ERREN
                                                  USB ERREN REG(USB0)
#define USB0 STAT
                                                  USB STAT REG(USB0)
#define USB0 CTL
                                                  USB CTL REG(USB0)
                                                  USB ADDR REG(USB0)
#define USB0 ADDR
#define USB0 BDTPAGE1
                                                  USB BDTPAGE1 REG(USB0)
#define USB0 FRMNUML
                                                  USB FRMNUML REG(USB0)
#define USB0_FRMNUMH
                                                  USB FRMNUMH REG(USB0)
#define USB0_TOKEN
                                                  USB TOKEN REG(USB0)
                                                  USB SOFTHLD REG(USB0)
#define USB0 SOFTHLD
#define USB0 BDTPAGE2
                                                  USB BDTPAGE2 REG(USB0)
#define USB0 BDTPAGE3
                                                  USB BDTPAGE3 REG(USB0)
#define USB0 ENDPT0
                                                  USB ENDPT REG(USB0,0)
                                                  USB ENDPT REG(USB0,1)
#define USB0 ENDPT1
                                                  USB ENDPT REG(USB0,2)
#define USB0 ENDPT2
#define USB0 ENDPT3
                                                  USB ENDPT REG(USB0,3)
#define USB0 ENDPT4
                                                  USB ENDPT REG(USB0,4)
#define USB0 ENDPT5
                                                  USB ENDPT REG(USB0,5)
#define USB0 ENDPT6
                                                  USB ENDPT REG(USB0,6)
#define USB0 ENDPT7
                                                  USB ENDPT REG(USB0,7)
#define USB0 ENDPT8
                                                  USB ENDPT REG(USB0,8)
                                                  USB ENDPT REG(USB0,9)
#define USB0 ENDPT9
#define USB0 ENDPT10
                                                  USB ENDPT REG(USB0,10)
#define USB0 ENDPT11
                                                  USB ENDPT REG(USB0,11)
#define USB0 ENDPT12
                                                  USB ENDPT REG(USB0,12)
#define USB0 ENDPT13
                                                  USB ENDPT REG(USB0,13)
#define USB0 ENDPT14
                                                  USB ENDPT REG(USB0,14)
#define USB0 ENDPT15
                                                  USB ENDPT REG(USB0, 15)
#define USB0 USBCTRL
                                                  USB USBCTRL REG(USB0)
#define USB0 OBSERVE
                                                  USB OBSERVE REG(USB0)
#define USB0 CONTROL
                                                  USB CONTROL REG(USB0)
#define USB0 USBTRC0
                                                  USB USBTRC0 REG(USB0)
#define USB0 USBFRMADJUST
USB USBFRMADJUST REG(USB0)
/* USB - Register array accessors */
#define USB0 ENDPT(index)
USB ENDPT REG(USB0, index)
/*!
 */ /* end of group USB Register Accessor Macros */
/ * !
* @ }
*/ /* end of group USB Peripheral Access Layer */
/*
** End of section using anonymous unions
#if defined( ARMCC VERSION)
  #pragma pop
#elif defined( CWCC )
```

```
#pragma pop
#elif defined( GNUC )
  /* leave anonymous unions enabled */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=default
#else
  #error Not supported compiler type
#endif
/*!
* @ }
 ^{*}/ /* end of group Peripheral access layer ^{*}/
  -- Backward Compatibility
  ______
----- */
* @addtogroup Backward Compatibility Symbols Backward Compatibility
* @ {
*/
#define DMA REQC ARR DMAC MASK
This symbol has been deprecated
#define DMA REQC ARR DMAC SHIFT
This symbol has been deprecated
#define DMA REQC ARR DMAC(x)
This symbol has been deprecated
#define DMA REQC ARR CFSM MASK
This symbol has been deprecated
#define DMA_REQC_ARR_CFSM_SHIFT
This symbol has been deprecated
#define DMA REQCO
This_symbol_has_been_deprecated
#define DMA_REQC1
This_symbol_has_been_deprecated
#define DMA REQC2
This symbol has been deprecated
#define DMA REQC3
This symbol has been deprecated
#define MCG S LOLS MASK
                                                MCG S LOLSO MASK
#define MCG_S_LOLS_SHIFT
                                                MCG S LOLSO SHIFT
#define SIM_FCFG2_MAXADDR_MASK
                                                SIM FCFG2 MAXADDR0 MASK
                                                SIM FCFG2 MAXADDRO SHIFT
#define SIM FCFG2 MAXADDR SHIFT
                                                SIM FCFG2 MAXADDR0
#define SIM FCFG2 MAXADDR
#define SPI C2 SPLPIE MASK
This symbol has been deprecated
#define SPI C2 SPLPIE SHIFT
This symbol has been deprecated
#define UART C4 LBKDDMAS MASK
{\tt This\_symbol\_has\_been\_deprecated}
#define UART_C4_LBKDDMAS_SHIFT
This symbol has been deprecated
#define UART C4 ILDMAS MASK
This symbol has been deprecated
#define UART C4 ILDMAS SHIFT
This_symbol_has_been deprecated
```

```
#define UART C4 TCDMAS MASK
This_symbol_has_been_deprecated
#define UART_C4_TCDMAS_SHIFT
This_symbol_has_been_deprecated
#define UARTLP Type
                                                    UARTO Type
#define UARTLP BDH REG
                                                    UARTO BDH REG
#define UARTLP BDL REG
                                                    UARTO BDL REG
#define UARTLP C1 REG
                                                    UARTO C1 REG
                                                    UARTO C2 REG
#define UARTLP C2 REG
#define UARTLP_S1_REG
#define UARTLP_S2_REG
                                                    UARTO S1 REG
                                                    UARTO S2 REG
                                                    UARTO_C3_REG
#define UARTLP_C3_REG
#define UARTLP D REG
                                                    UARTO D REG
#define UARTLP_MA1_REG
                                                    UARTO MA1 REG
#define UARTLP MA2 REG
                                                    UARTO MA2 REG
#define UARTLP C4 REG
                                                    UARTO C4 REG
#define UARTLP C5 REG
                                                    UARTO C5 REG
#define UARTLP BDH SBR MASK
                                                    UARTO BDH SBR_MASK
#define UARTLP BDH SBR SHIFT
                                                    UARTO BDH SBR SHIFT
#define UARTLP_BDH_SBR(x)
                                                    UARTO BDH SBR(x)
#define UARTLP_BDH_SBNS_MASK
                                                    UARTO BDH SBNS MASK
#define UARTLP_BDH_SBNS_SHIFT
                                                    UARTO BDH SBNS SHIFT
#define UARTLP BDH RXEDGIE MASK
                                                    UARTO BDH RXEDGIE MASK
#define UARTLP BDH RXEDGIE SHIFT
                                                    UARTO BDH RXEDGIE SHIFT
#define UARTLP BDH LBKDIE MASK
                                                    UARTO BDH LBKDIE MASK
                                                    UARTO BDH_LBKDIE_SHIFT
#define UARTLP BDH LBKDIE SHIFT
#define UARTLP_BDL_SBR_MASK
                                                    UARTO BDL SBR MASK
#define UARTLP_BDL_SBR_SHIFT
                                                    UARTO BDL SBR SHIFT
#define UARTLP_BDL_SBR(x)
                                                    UARTO BDL SBR(x)
#define UARTLP_C1_PT_MASK
                                                    UARTO C1 PT MASK
#define UARTLP C1 PT SHIFT
                                                    UARTO C1 PT SHIFT
#define UARTLP C1 PE MASK
                                                    UARTO C1 PE MASK
#define UARTLP C1 PE SHIFT
                                                    UARTO C1 PE SHIFT
#define UARTLP C1 ILT MASK
                                                    UARTO C1 ILT MASK
#define UARTLP C1 ILT SHIFT
                                                    UARTO C1 ILT SHIFT
#define UARTLP_C1_WAKE_MASK
                                                    UARTO C1 WAKE MASK
#define UARTLP_C1_WAKE_SHIFT
                                                    UARTO_C1_WAKE_SHIFT
#define UARTLP_C1_M_MASK
                                                    UARTO_C1_M_MASK
#define UARTLP_C1_M_SHIFT
                                                    UARTO_C1_M_SHIFT
#define UARTLP C1 RSRC MASK
                                                    UARTO C1 RSRC MASK
#define UARTLP C1 RSRC SHIFT
                                                    UARTO C1 RSRC SHIFT
#define UARTLP C1 DOZEEN MASK
                                                    UARTO C1 DOZEEN MASK
#define UARTLP C1 DOZEEN SHIFT
                                                    UARTO C1 DOZEEN SHIFT
#define UARTLP_C1_LOOPS_MASK
#define UARTLP_C1_LOOPS_SHIFT
                                                    UARTO C1 LOOPS MASK
                                                    UARTO_C1_LOOPS_SHIFT
UARTO_C2_SBK_MASK
#define UARTLP_C2_SBK_MASK
#define UARTLP_C2_SBK_SHIFT
                                                    UARTO_C2_SBK_SHIFT
#define UARTLP C2 RWU MASK
                                                    UARTO C2 RWU MASK
#define UARTLP C2 RWU SHIFT
                                                    UARTO C2 RWU SHIFT
#define UARTLP C2 RE MASK
                                                    UARTO C2 RE MASK
#define UARTLP C2 RE SHIFT
                                                    UARTO C2 RE SHIFT
#define UARTLP C2 TE MASK
                                                    UARTO C2 TE MASK
#define UARTLP_C2_TE_SHIFT #define UARTLP_C2_ILIE_MASK
                                                    UARTO_C2_TE_SHIFT
UARTO_C2_ILIE_MASK
                                                    UARTO_C2_ILIE_SHIFT
#define UARTLP_C2_ILIE_SHIFT
#define UARTLP C2 RIE MASK
                                                    UARTO C2 RIE MASK
#define UARTLP C2 RIE SHIFT
                                                    UARTO C2 RIE SHIFT
                                               UARTO_C2_RIE_SHIFT
UARTO_C2_TCIE_MASK
UARTO_C2_TCIE_SHIFT
UARTO_C2_TIE_MASK
#define UARTLP C2 TCIE MASK
#define UARTLP_C2_TCIE SHIFT
#define UARTLP_C2 TIE MASK
                                                    UARTO C2 TIE MASK
```

```
#define UARTLP_C2_TIE_SHIFT
                                                                            UARTO C2 TIE SHIFT
#define UARTLP_S1_PF_MASK
#define UARTLP_S1_PF_SHIFT
                                                                            UARTO S1 PF MASK
                                                                            UARTO_S1_PF_SHIFT
#define UARTLP_S1_FE_MASK
                                                                            UARTO_S1_FE_MASK
                                                                            UARTO S1 FE SHIFT
#define UARTLP S1 FE SHIFT
                                                                            UARTO S1_NF_MASK
#define UARTLP S1 NF MASK
#define UARTLP_S1_NF_SHIFT
#define UARTLP_S1_OR_MASK
#define UARTLP_S1_OR_SHIFT
#define UARTLP_S1_IDLE_MASK
#define UARTLP_S1_IDLE_SHIFT
#define UARTLP_S1_RDRF_MASK
#define UARTLP_S1_RDRF_SHIFT
#define UARTLP_S1_RDRF_SHIFT
#define UARTLP_S1_RDRF_SHIFT
                                                                            UARTO S1 NF SHIFT
                                                                            UARTO S1 OR MASK
                                                                            UARTO S1 OR SHIFT
                                                                            UARTO S1 IDLE MASK
                                                                            UARTO S1 IDLE SHIFT
                                                                            UARTO_S1_RDRF_MASK
                                                                            UARTO S1 RDRF SHIFT
#define UARTLP_S1_TC_MASK
#define UARTLP_S1_TC_SHIFT
#define UARTLP_S1_TDRE_MASK
#define UARTLP_S1_TDRE_SHIFT
#define UARTLP_S1_TC_MASK
                                                                            UARTO S1 TC MASK
                                                                            UARTO S1 TC SHIFT
                                                                            UARTO S1 TDRE MASK
                                                                            UARTO S1 TDRE SHIFT
#define UARTLP S2 RAF MASK
                                                                            UARTO S2 RAF MASK
#define UARTLP S2 RAF SHIFT
                                                                            UARTO S2 RAF SHIFT
#define UARTLP S2 LBKDE MASK
                                                                            UARTO S2 LBKDE MASK
#define UARTLP_S2_LBKDE_SHIFT
                                                                            UARTO_S2_LBKDE_SHIFT
#define UARTLP S2 BRK13 MASK
                                                                            UARTO S2 BRK13 MASK
#define UARTLP S2_BRK13_SHIFT
                                                                            UARTO S2 BRK13 SHIFT
#define UARTLP S2 RWUID MASK
                                                                            UARTO S2 RWUID MASK
#define UARTLP_S2_RWUID_SHIFT
#define UARTLP_S2_RXINV_MASK
                                                                            UARTO S2 RWUID SHIFT
                                                                            UARTO S2 RXINV MASK
#define UARTLP_S2_RXINV_SHIFT
                                                                            UARTO S2 RXINV SHIFT
#define UARTLP_S2_MSBF_MASK
#define UARTLP_S2_MSBF_SHIFT
                                                                            UARTO S2 MSBF MASK
                                                                            UARTO_S2_MSBF_SHIFT
#define UARTLP_S2_MSBF_SHIFT
#define UARTLP_S2_RXEDGIF_MASK
#define UARTLP_S2_RXEDGIF_SHIFT
                                                                            UARTO_S2_RXEDGIF_MASK
                                                                          UARTO S2 RXEDGIF SHIFT
#define UARTLP S2 LBKDIF MASK
                                                                          UARTO S2 LBKDIF MASK
#define UARTLP S2 LBKDIF SHIFT
                                                                          UARTO S2 LBKDIF SHIFT
#define UARTLP C3 PEIE MASK
                                                                          UARTO C3 PEIE MASK
#define UARTLP C3 PEIE SHIFT
                                                                            UARTO C3 PEIE SHIFT
#define UARTLP_C3_FEIE_MASK
                                                                            UARTO C3 FEIE MASK
#define UARTLP_C3_FEIE_SHIFT
                                                                            UARTO C3 FEIE SHIFT
#define UARTLP_C3_NEIE_MASK
                                                                            UARTO_C3_NEIE_MASK
#define UARTLP_C3_NEIE_SHIFT
                                                                            UARTO_C3_NEIE_SHIFT
#define UARTLP C3 ORIE MASK
                                                                            UARTO C3 ORIE MASK
#define UARTLP C3 ORIE SHIFT
                                                                            UARTO C3 ORIE SHIFT
#define UARTLP_C3_TXINV_MASK
#define UARTLP_C3_TXINV_SHIFT
#define UARTLP_C3_TXDIR_MASK
#define UARTLP_C3_TXDIR_SHIFT
#define UARTLP_C3_R9T8_MASK
#define UARTLP_C3_R9T8_SHIFT
#define UARTLP_C3_R8T9_MASK
#define UARTLP_C3_R8T9_SHIFT
#define UARTLP C3 TXINV MASK
                                                                            UARTO C3 TXINV MASK
                                                                            UARTO C3 TXINV SHIFT
                                                                            UARTO C3 TXDIR MASK
                                                                            UARTO_C3_TXDIR_SHIFT
UARTO_C3_R9T8_MASK
                                                     UARTO_C3_R8T9_SHIFT
UARTO_D_R0T0_MASK
UARTO_D_R0T0_SHIFT
UART0_D_R1T1_MASK
UART0_D_R1T1_SHIFT
UART0_D_R2T2_MASK
UART0_D_R2T2_SHIFT
UART0_D_R3T3_MASK
UART0_D_R3T3_SHIFT
UART0_D_R4T4_MASK
UART0_D_R4T4_SHIFT
UART0_D_R4T4_SHIFT
UART0_D_R5T5_MASK
                                                                             UARTO C3 R9T8 SHIFT
#define UARTLP C3 R8T9 SHIFT
#define UARTLP_D_ROTO_MASK
#define UARTLP_D_ROTO_SHIFT
#define UARTLP_D_R1T1_MASK
#define UARTLP_D_R1T1_SHIFT
#define UARTLP_D_R2T2_MASK
#define UARTLP_D_R2T2_SHIFT
#define UARTLP_D_R3T3_MASK
#define UARTLP_D_R3T3_SHIFT
#define UARTLP_D_R4T4_MASK
#define UARTLP_D_R4T4_SHIFT
#define UARTLP_D_R4T4_SHIFT
#define UARTLP_D_R5T5_MASK
#define UARTLP D R5T5 MASK
```

```
#define UARTLP_D_R5T5_SHIFT
                                                   UARTO D R5T5 SHIFT
#define UARTLP_D_R6T6_MASK
#define UARTLP_D_R6T6_SHIFT
                                                   UARTO D R6T6 MASK
                                                   UARTO D R6T6 SHIFT
#define UARTLP_D_R7T7_MASK
                                                   UARTO_D_R7T7_MASK
#define UARTLP D R7T7 SHIFT
                                                   UARTO D R7T7 SHIFT
#define UARTLP MA1 MA MASK
                                                  UARTO MA1 MA MASK
#define UARTLP MA1 MA SHIFT
                                                  UARTO MA1 MA SHIFT
#define UARTLP MA1 MA(x)
                                                   UARTO MA1 MA(x)
#define UARTLP MA2 MA MASK
                                                   UARTO MA2 MA MASK
#define UARTLP_MA2_MA_SHIFT
#define UARTLP_MA2_MA(x)
                                                   UARTO_MA2_MA_SHIFT
UARTO_MA2_MA(x)
#define UARTLP_C4_OSR_MASK
                                                   UARTO_C4_OSR_MASK
#define UARTLP C4 OSR SHIFT
                                                   UARTO C4 OSR SHIFT
#define UARTLP C4 OSR(x)
                                                   UARTO C4 OSR(x)
#define UARTLP C4 M10 MASK
                                                   UARTO C4 M10 MASK
#define UARTLP C4 M10 SHIFT
                                                  UARTO C4 M10 SHIFT
#define UARTLP C4 MAEN2 MASK
                                                  UARTO C4 MAEN2 MASK
#define UARTLP C4 MAEN2 SHIFT
                                                  UARTO C4 MAEN2 SHIFT
#define UARTLP C4 MAEN1 MASK
                                                  UARTO C4 MAEN1 MASK
#define UARTLP C4 MAEN1 SHIFT
                                                  UARTO C4 MAEN1 SHIFT
#define UARTLP_C5_RESYNCDIS_MASK
                                                  UARTO C5 RESYNCDIS MASK
#define UARTLP C5 RESYNCDIS SHIFT
                                                  UARTO C5 RESYNCDIS SHIFT
#define UARTLP C5 BOTHEDGE MASK
                                                  UARTO C5 BOTHEDGE MASK
#define UARTLP C5 BOTHEDGE SHIFT
                                                  UARTO C5 BOTHEDGE SHIFT
#define UARTLP C5 RDMAE MASK
                                                  UARTO C5 RDMAE MASK
#define UARTLP C5 RDMAE SHIFT
                                                  UARTO C5 RDMAE SHIFT
#define UARTLP_C5_TDMAE_MASK
                                                  UARTO C5 TDMAE MASK
#define UARTLP C5 TDMAE SHIFT
                                                   UARTO C5 TDMAE SHIFT
#define UARTLP BASES
                                                   UARTLP BASES
#define NV FOPT EZPORT DIS MASK
This symbol has been deprecated
#define NV FOPT EZPORT DIS SHIFT
This symbol has been deprecated
#define ADC BASES
                                                   ADC BASE PTRS
#define CMP BASES
                                                   CMP BASE PTRS
#define DAC BASES
                                                   DAC BASE PTRS
#define DMA BASES
                                                   DMA BASE PTRS
#define DMAMUX BASES
                                                   DMAMUX BASE PTRS
#define FPTA BASE PTR
                                                   FGPIOA BASE PTR
#define FPTA BASE
                                                   FGPIOA BASE
#define FPTA
                                                   FGPIOA
#define FPTB BASE PTR
                                                   FGPIOB BASE PTR
#define FPTB BASE
                                                   FGPIOB BASE
#define FPTB
                                                   FGPIOB
#define FPTC_BASE_PTR
                                                   FGPIOC_BASE_PTR
#define FPTC_BASE
                                                   FGPIOC_BASE
#define FPTC
                                                   FGPIOC
#define FPTD BASE PTR
                                                   FGPIOD BASE PTR
#define FPTD BASE
                                                   FGPIOD BASE
#define FPTD
                                                   FGPIOD
#define FPTE BASE PTR
                                                   FGPIOE BASE PTR
#define FPTE BASE
                                                   FGPIOE BASE
#define FPTE
                                                   FGPIOE
#define FGPIO BASES
                                                   FGPIO BASE PTRS
#define FTFA BASES
                                                   FTFA BASE PTRS
#define PTA BASE PTR
                                                   GPIOA BASE PTR
#define PTA BASE
                                                   GPIOA BASE
#define PTA
#define PTB BASE PTR
                                                  GPIOB BASE PTR
#define PTB BASE
                                                   GPIOB BASE
```

```
#define PTB
                                                 GPIOB
#define PTC BASE PTR
                                                 GPIOC BASE PTR
#define PTC
           BASE
                                                 GPIOC BASE
#define PTC
                                                GPIOC
                                                GPIOD BASE PTR
#define PTD BASE PTR
#define PTD BASE
                                                GPIOD BASE
#define PTD
                                                GPIOD
#define PTE BASE PTR
                                                GPIOE BASE PTR
#define PTE BASE
                                                GPIOE BASE
#define PTE
                                                GPIOE
#define GPIO BASES
                                                 GPIO BASE PTRS
#define I2C BASES
                                                 I2C BASE PTRS
                                                LLWU BASE PTRS
#define LLWU BASES
                                                LPTMR BASE PTRS
#define LPTMR BASES
#define MCG BASES
                                                MCG BASE PTRS
#define MCM BASES
                                                MCM BASE PTRS
#define MTB BASES
                                                MTB BASE PTRS
#define MTBDWT BASES
                                                MTBDWT BASE PTRS
#define NV BASES
                                                NV BASES
#define OSC BASES
                                                 OSC BASE PTRS
#define PIT_BASES
                                                 PIT BASE PTRS
#define PMC BASES
                                                 PMC BASE PTRS
                                                PORT BASE PTRS
#define PORT BASES
#define RCM BASES
                                                 RCM BASE PTRS
#define ROM BASES
                                                 ROM BASE PTRS
#define RTC BASES
                                                RTC BASE PTRS
#define SIM BASES
                                                 SIM BASE PTRS
#define SMC BASES
                                                 SMC BASE PTRS
#define SPI BASES
                                                 SPI BASE PTRS
#define TPM BASES
                                                TPM BASE PTRS
#define TSI BASES
                                                TSI BASE PTRS
#define UART BASES
                                                UART BASE PTRS
#define UARTO BASES
                                                 UARTO BASE PTRS
#define USB BASES
                                                USB BASE PTRS
#define LPTimer IRQn
                                                LPTMR0 IRQn
                                                LPTMR0 IRQHandler
#define LPTimer IRQHandler
#define LLW IRQn
                                                LLWU IRQn
#define LLW IRQHandler
                                                LLWU IRQHandler
/*!
* @ }
 */ /* end of group Backward Compatibility Symbols */
#else /* #if !defined(MKL25Z4 H ) */
  /* There is already included the same memory map. Check if it is
compatible (has the same major version) */
  #if (MCU MEM MAP VERSION != 0x0200u)
    #if (!defined(MCU MEM MAP SUPPRESS VERSION WARNING))
      #warning There are included two not compatible versions of memory
maps. Please check possible differences.
    #endif /* (!defined(MCU MEM MAP SUPPRESS VERSION WARNING)) */
  #endif /* (MCU MEM MAP VERSION != 0x0200u) */
#endif /* #if !defined(MKL25Z4 H ) */
/* MKL25Z4.h, eof. */
/*************************
 ^{\star} Copyright (C) 2017 by Alex Fosdick - University of Colorado
```

```
* Redistribution, modification or use of this software in source or
* forms is permitted as long as the files maintain this copyright. Users
are
 ^{\star} permitted to modify this and use it to learn about the field of
embedded
* software. Alex Fosdick and the University of Colorado are not liable
for any
 * misuse of this material.
*******************
/**
* @file project2.h
* @brief This file is to be used to project 1.
 * @author Sowmya , Pavani
 * @date July 16, 2017
 */
#ifndef __PROJECT2_H
#define PROJECT2 H
#include <stdint.h>
#include <stdio.h>
#include "platform.h"
#include "circbuf.h"
/**
* @brief function to run project2 materials
* This function calls some various simple tests that you can run to test
 * your code for the project 2. The contents of these functions
 * have been provided.
 * @return void
void project2();
/**************************
****
* ALPHA COUNT
* Function prints the number of alphabets in the given input buffer.
* @param start : Source location pointer
* @param length: length of bytes
******************
void alpha count(int8 t * src, int32 t length);
/*************************
****
* PUNCTUATIONS COUNT
* Function prints the number of punctuation characters in the given input
* @param start : Source location pointer
* @param length: length of bytes
```

```
*******************
****/
void punct_count(int8_t * src, int32_t length);
/***************************
* MISCELLANEOUS COUNT
* Function prints the number of miscellaneous characters in the given
input buffer.
* @param start : Source location pointer
* @param length: length of bytes
******************
void misc count(int8 t * src, int32 t length);
/*****************************
****
* NUMERIC COUNT
* Function prints the number of integers in the given input buffer.
* @param start : Source location pointer
* @param length: length of bytes
******************
****/
void num count(int8 t * src, int32 t length);
#endif /* PROJECT2 H */
/**
* @file debug.h
* @brief This is the header file required to execute the debug.c file
* This file contains the standard libraries and function definition of
print memory() required for the debugging
 * @author Sowmya Akella
 * @date June 25, 2017
* /
#ifndef DEBUG H
#define DEBUG H
# include <stdint.h>
# include <stdio.h>
# include <stdlib.h>
/*
Prints the contents of the memory used for debugging purpose
Input - Array start address and length
Returns - None
*/
void print memory(uint8 t * start, uint32 t length);
\#endif /* DEBUG H *//**
* @file memory.h
* @brief This file is the header files and function prototypes needed
for compiling the memory.c file
 * This file contains standard include libraries and memory manipulation
header files
```

```
* @author Sowmya Akella
 * @date June 25, 2017
 */
#ifndef MEMORY H
#define MEMORY H
# include <stdint.h>
# include <stdio.h>
# include <stdlib.h>
# include <stdbool.h>
#define INVALID POINTER 1
#define DATA SET SIZE W (10)
#define MEM SET SIZE B
                        (32)
#define MEM SET SIZE W (8)
#define MEM ZERO LENGTH (16)
#define TEST MEMMOVE LENGTH (16)
#define TEST ERROR
                       (1)
#define TEST NO ERROR
                           (0)
#define TESTCOUNT
                            (8)
This function copies byte by byte from source to destination
NOTE: my memmove() checks the lengths of source and destination hence no
memory is corrupted
Inputs - pointer to source, pointer to destination, length of the bytes
to be copied
Returns - uint8 t
* /
uint8 t * my memmove(uint8 t * src, uint8 t * dst, size t length);
This function copies byte by byte from source to destination
NOTE: my_memcpy() doesn't check the lengths of source and destination
hence some memory locations could get corrupted with unwanted data
Inputs - pointer to source, pointer to destination, length of the bytes
to be copied
Returns - pointer to destination byte - uint8 t
uint8 t * my memcpy(uint8 t * src, uint8 t * dst, size t length);
/*
This function sets the source with value till a specified length
Inputs - Pointer to source, length of bytes to be changed, Value to be
placed in the source
Returns - Pointer to the source, uint8 t
uint8 t * my memset(uint8 t * src, size t length, uint8 t value);
/*
This function zero out all of the memory that a source pointer points to
upto a given length
Inputs - pointer to source, length
Returns - Pointer to source, uint8 t
* /
uint8 t * my memzero(uint8 t * src, size t length);
```

```
/*
This function reverses the contents of a memory location upto a given
Input - Source pointer , length of bytes to be reversed
Returns - Pointer to the source, uint8 t
uint8 t * my reverse(uint8 t * src, size t length);
/*
Reserves a given length of memory dynamically
Input - Length of the dynamic memory needed
Returns - A pointer pointing to the allocated memory, uint32 t
*/
uint32 t * reserve words(size t length); /* Changed to unsigned to match
with free_words function*/
/*
Frees the dynamically allocated memory
Input - Pointer to the source
Returns - None
* /
void free words(uint32 t * src);
/*
Generic swap function to swap two bytes
Inputs - Two byte pointers a and b pointing to two bytes that need to be
swapped
Returns - None
void swap(uint8 t*, uint8 t*);
\#endif /* MEMORY H *//**
 * @file circbuf.h
 * @brief This file contains function declarations of circbug.c
 * @author Sowmya Akella
 * @date July 1, 2017
 */
#ifndef CIRCBUF H
#define __CIRCBUF H
#include <stdint.h>
#define BUF TEST SIZE 3
typedef struct {
     uint8 t *buffer;
     uint8 t head;
     uint8 t tail;
     uint8_t count;
     uint8_t length;
}CB t;
typedef enum {
     buf full,
     buf empty,
     success,
```

```
null_error_databuff,
     null error circbuff,
     free success
}CB status;
CB status status;
CB status CB init(CB t * buf pointer, uint8 t length);
CB status CB buffer add item(CB t * buf pointer, uint8 t new item);
CB status CB buffer remove item(CB t * buf pointer, uint8 t *
item removed);
CB status CB is full(CB t * buf pointer);
CB status CB is empty(CB t * buf pointer);
CB status CB peek(CB t * buf pointer, uint8 t peek position, uint8 t *
peek item);
CB_status CB_destroy(CB_t * buf_pointer);
#endif /* CIRCBUF H */
* *
      Processors:
                           MKL25Z128FM4
* *
                           MKL25Z128FT4
* *
                           MKL25Z128LH4
* *
                           MKL25Z128VLK4
* *
* *
      Compilers:
                           Keil ARM C/C++ Compiler
* *
                           Freescale C/C++ for Embedded ARM
* *
                            GNU C Compiler
* *
                            GNU C Compiler - CodeSourcery Sourcery G++
* *
                           IAR ANSI C/C++ Compiler for ARM
* *
**
       Reference manual: KL25P80M48SF0RM, Rev.3, Sep 2012
* *
                           rev. 2.5, 2015-02-19
      Version:
* *
                           b150220
      Build:
* *
* *
      Abstract:
**
          CMSIS Peripheral Access Layer for MKL25Z4
* *
**
      Copyright (c) 1997 - 2015 Freescale Semiconductor, Inc.
**
      All rights reserved.
* *
* *
      Redistribution and use in source and binary forms, with or without
modification,
**
      are permitted provided that the following conditions are met:
* *
**
      o Redistributions of source code must retain the above copyright
notice, this list
**
        of conditions and the following disclaimer.
* *
* *
      o Redistributions in binary form must reproduce the above
copyright notice, this
        list of conditions and the following disclaimer in the
documentation and/or
**
        other materials provided with the distribution.
* *
      o Neither the name of Freescale Semiconductor, Inc. nor the names
* *
        contributors may be used to endorse or promote products derived
from this
         software without specific prior written permission.
```

```
* *
      THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND
CONTRIBUTORS "AS IS" AND
      ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
THE IMPLIED
* *
      WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
ARE
* *
      DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS
BE LIABLE FOR
      ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
CONSEQUENTIAL DAMAGES
       (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
SERVICES;
      LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
CAUSED AND ON
      ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR
TORT
       (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE
USE OF THIS
* *
      SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
* *
* *
                             www.freescale.com
      http:
* *
      mail:
                             support@freescale.com
* *
* *
      Revisions:
* *
       - rev. 1.0 (2012-06-13)
* *
           Initial version.
* *
       - rev. 1.1 (2012-06-21)
* *
           Update according to reference manual rev. 1.
* *
       - rev. 1.2 (2012-08-01)
* *
           Device type UARTLP changed to UARTO.
* *
       - rev. 1.3 (2012-10-04)
* *
           Update according to reference manual rev. 3.
* *
       - rev. 1.4 (2012-11-22)
           MCG module - bit LOLS in MCG S register renamed to LOLSO.
* *
           NV registers - bit EZPORT DIS in NV FOPT register removed.
       - rev. 1.5 (2013-04-05)
* *
* *
           Changed start of doxygen comment.
* *
       - rev. 2.0 (2013-10-29)
**
           Register accessor macros added to the memory map.
* *
           Symbols for Processor Expert memory map compatibility added to
the memory map.
           Startup file for gcc has been updated according to CMSIS 3.2.
* *
           System initialization updated.
* *
       - rev. 2.1 (2014-07-16)
* *
           Module access macro module_BASES replaced by module_BASE_PTRS.
* *
           System initialization and startup updated.
* *
       - rev. 2.2 (2014-08-22)
* *
           System initialization updated - default clock config changed.
* *
       - rev. 2.3 (2014-08-28)
**
           Update of startup files - possibility to override DefaultISR
added.
* *
       - rev. 2.4 (2014-10-14)
* *
           Interrupt INT LPTimer renamed to INT LPTMR0.
* *
       - rev. 2.5 (2015-02-19)
* *
           Renamed interrupt vector LLW to LLWU.
```

* /

```
* @file MKL25Z4.h
* @version 2.5
 * @date 2015-02-19
* @brief CMSIS Peripheral Access Layer for MKL25Z4
* CMSIS Peripheral Access Layer for MKL25Z4
/* -----
_____
  -- MCU activation
  ______
----- */
/* Prevention from multiple including the same memory map */
#if !defined(MKL25Z4 H ) /* Check if memory map has not been already
included */
#define MKL25Z4 H
#define MCU MKL25Z4
/* Check if another memory map has not been also included */
#if (defined(MCU ACTIVE))
 #error MKL25Z4 memory map: There is already included another memory
map. Only one memory map can be included.
#endif /* (defined(MCU ACTIVE)) */
#define MCU ACTIVE
#include <stdint.h>
/** Memory map major version (memory maps with equal major version number
are
* compatible) */
#define MCU MEM MAP VERSION 0x0200u
/** Memory map minor version */
#define MCU MEM MAP VERSION MINOR 0x0005u
/* -----
  -- Interrupt vector numbers
---- */
* @addtogroup Interrupt vector numbers Interrupt vector numbers
* @ {
*/
/** Interrupt Number Definitions */
#define NUMBER OF INT VECTORS 48
                                         /**< Number of
interrupts in the Vector table */
typedef enum IRQn {
 /* Core interrupts */
 NonMaskableInt_IRQn
                                           /**< Non Maskable
                         = -14,
Interrupt */
 HardFault IRQn
                                           /**< Cortex-M0 SV Hard
                         = -13,
Fault Interrupt */
```

/ * !

```
SVCall IRQn
                             = -5,
                                                 /**< Cortex-M0 SV Call
Interrupt */
 PendSV IRQn
                             = -2
                                                 /**< Cortex-M0 Pend SV
Interrupt */
 SysTick IRQn
                             = -1,
                                                 /**< Cortex-M0 System
Tick Interrupt */
 /* Device specific interrupts */
                                                 /**< DMA channel 0
 DMA0 IRQn
transfer complete */
 DMA1 IRQn
                             = 1,
                                                 /**< DMA channel 1
transfer complete */
                                                 /**< DMA channel 2
 DMA2 IRQn
                              = 2,
transfer complete */
                                                 /**< DMA channel 3
 DMA3 IRQn
                             = 3,
transfer complete */
 Reserved20 IRQn
                             = 4,
                                                 /**< Reserved
interrupt */
 FTFA IRQn
                             = 5,
                                                 /**< Command complete
and read collision */
 LVD LVW IRQn
                              = 6.
                                                 /**< Low-voltage
detect, low-voltage warning */
                                                 /**< Low leakage
 LLWU IRQn
                              = 7,
wakeup Unit */
 I2C0 IRQn
                              = 8,
                                                /**< I2C0 interrupt */
                             = 9,
 I2C1 IRQn
                                                 /**< I2C1 interrupt */
 SPI0 IRQn
                             = 10,
                                                 /**< SPIO single
interrupt vector for all sources */
                                                /**< SPI1 single
 SPI1 IRQn
                             = 11,
interrupt vector for all sources */
                                                 /**< UARTO status and
 UARTO IRQn
                             = 12,
error */
 UART1 IRQn
                            = 13,
                                                 /**< UART1 status and
error */
 UART2 IRQn
                             = 14,
                                                 /**< UART2 status and
error */
 ADC0_IRQn
                             = 15,
                                                 /**< ADC0 interrupt */
                                                 /**< CMP0 interrupt */</pre>
 CMP0_IRQn
                             = 16,
                                                 /**< TPM0 single
 TPM0 IRQn
                             = 17,
interrupt vector for all sources */
                                                 /**< TPM1 single
 TPM1 IRQn
                             = 18,
interrupt vector for all sources */
 TPM2 IRQn
                                                /**< TPM2 single
                             = 19,
interrupt vector for all sources */
                             = 20,
                                                /**< RTC alarm */
 RTC_IRQn
 RTC_Seconds_IRQn
                                                 /**< RTC seconds */
                             = 21,
                                                 /**< PIT interrupt */
 PIT IRQn
                             = 22,
                                                 /**< Reserved
 Reserved39 IRQn
                             = 23,
interrupt */
 USB0 IRQn
                             = 24,
                                                 /**< USB0 interrupt */
 DACO IRQn
                             = 25,
                                                /**< DAC0 interrupt */
 TSIO IRQn
                             = 26,
                                                /**< TSI0 interrupt */
                             = 27,
                                                 /**< MCG interrupt */</pre>
 MCG IRQn
 LPTMR0 IRQn
                             = 28,
                                                 /**< LPTMR0 interrupt
 Reserved45 IRQn
                             = 29,
                                                 /**< Reserved
interrupt */
 PORTA IRQn
                             = 30,
                                                 /**< PORTA Pin detect
```

```
= 31
 PORTD IRQn
                                       /**< PORTD Pin detect
} IRQn_Type;
/ * !
* @}
*/ /* end of group Interrupt vector_numbers */
/* -----
  -- Cortex MO Core Configuration
---- */
/*!
* @addtogroup Cortex Core Configuration Cortex MO Core Configuration
* @ {
*/
#define CMOPLUS REV
                              0x0000
                                     /**< Core revision r0p0
* /
#define MPU PRESENT
                              0
                                      /**< Defines if an MPU
is present or not */
#define __VTOR_PRESENT
                             1
                                      /**< Defines if an MPU
is present or not */
                             2
#define NVIC PRIO BITS
                                      /**< Number of priority
#define __Vendor_SysTickConfig 0
implementation of SysTickConfig 0
bits implemented in the NVIC */
                                     /**< Vendor specific
implementation of SysTickConfig is defined */
file */
/*!
*/ /* end of group Cortex Core Configuration */
/* -----
 -- Device Peripheral Access Layer
  ______
---- */
/*!
* @addtogroup Peripheral_access_layer Device Peripheral Access Layer
* @ {
*/
** Start of section using anonymous unions
#if defined( ARMCC VERSION)
 #pragma push
 #pragma anon unions
#elif defined( CWCC )
```

```
#pragma push
  #pragma cpp extensions on
#elif defined(__GNUC__)
 /* anonymous unions are enabled by default */
#elif defined( IAR SYSTEMS ICC )
 #pragma language=extended
#else
  #error Not supported compiler type
#endif
/* -----
  -- ADC Peripheral Access Layer
  ______
---- */
/*!
 * @addtogroup ADC Peripheral Access Layer ADC Peripheral Access Layer
 * @ {
 */
/** ADC - Register Layout Typedef */
typedef struct {
 IO uint32 t SC1[2];
                                                /**< ADC Status and
Control Registers 1, array offset: 0x0, array step: 0x4 */
  IO uint32 t CFG1;
                                                /**< ADC Configuration
Register 1, offset: 0x8 */
  IO uint32 t CFG2;
                                                /**< ADC Configuration
Register 2, offset: 0xC */
  I uint32 t R[2];
                                                /**< ADC Data Result
Register, array offset: 0x10, array step: 0x4 */
  IO uint32 t CV1;
                                                /**< Compare Value
Registers, offset: 0x18 */
 IO uint32 t CV2;
                                                /**< Compare Value
Registers, offset: 0x1C */
  IO uint32 t SC2;
                                                /**< Status and
Control Register 2, offset: 0x20 */
  __IO uint32_t SC3;
                                                /**< Status and
Control Register 3, offset: 0x24 */
                                                /**< ADC Offset
  IO uint32 t OFS;
Correction Register, offset: 0x28 */
                                                /**< ADC Plus-Side
   IO uint32 t PG;
Gain Register, offset: 0x2C */
   IO uint32_t MG;
                                                /**< ADC Minus-Side
Gain Register, offset: 0x30 */
                                                /**< ADC Plus-Side
  __IO uint32_t CLPD;
General Calibration Value Register, offset: 0x34 */
  IO uint32 t CLPS;
                                                /**< ADC Plus-Side
General Calibration Value Register, offset: 0x38 */
                                                /**< ADC Plus-Side
  IO uint32 t CLP4;
General Calibration Value Register, offset: 0x3C */
  IO uint32 t CLP3;
                                                /**< ADC Plus-Side
General Calibration Value Register, offset: 0x40 */
  IO uint32 t CLP2;
                                                /**< ADC Plus-Side
General Calibration Value Register, offset: 0x44 */
                                                /**< ADC Plus-Side
 IO uint32 t CLP1;
General Calibration Value Register, offset: 0x48 */
  IO uint32 t CLP0;
                                                /**< ADC Plus-Side
General Calibration Value Register, offset: 0x4C */
      uint8 t RESERVED 0[4];
```

```
IO uint32 t CLMD;
                                                   /**< ADC Minus-Side
General Calibration Value Register, offset: 0x54 */
  IO uint32 t CLMS;
                                                   /**< ADC Minus-Side
General Calibration Value Register, offset: 0x58 */
  IO uint32 t CLM4;
                                                   /**< ADC Minus-Side
General Calibration Value Register, offset: 0x5C */
                                                   /**< ADC Minus-Side
  IO uint32 t CLM3;
General Calibration Value Register, offset: 0x60 */
  IO uint32 t CLM2;
                                                   /**< ADC Minus-Side
General Calibration Value Register, offset: 0x64 */
  IO uint32 t CLM1;
                                                   /**< ADC Minus-Side
General Calibration Value Register, offset: 0x68 */
                                                   /**< ADC Minus-Side
  IO uint32 t CLM0;
General Calibration Value Register, offset: 0x6C */
} ADC Type, *ADC MemMapPtr;
  -- ADC - Register accessor macros
   ______
____ */
/*!
* @addtogroup ADC Register Accessor Macros ADC - Register accessor
macros
* @ {
 */
/* ADC - Register accessors */
#define ADC SC1 REG(base,index)
                                                 ((base) ->SC1[index])
#define ADC SC1 COUNT
#define ADC CFG1 REG(base)
                                                 ((base) ->CFG1)
#define ADC CFG2 REG(base)
                                                 ((base) ->CFG2)
#define ADC_R_REG(base,index)
                                                 ((base) ->R[index])
#define ADC_R_COUNT
                                                 ((base) ->CV1)
#define ADC_CV1_REG(base)
#define ADC_CV2_REG(base)
                                                 ((base)->CV2)
#define ADC_SC2_REG(base)
                                                 ((base) ->SC2)
#define ADC SC3 REG(base)
                                                 ((base) ->SC3)
#define ADC OFS REG(base)
                                                 ((base) ->OFS)
#define ADC PG REG(base)
                                                 ((base) ->PG)
#define ADC MG REG(base)
                                                 ((base) ->MG)
#define ADC CLPD REG(base)
                                                 ((base)->CLPD)
#define ADC_CLPS_REG(base)
                                                 ((base)->CLPS)
#define ADC_CLP4_REG(base)
                                                 ((base) ->CLP4)
#define ADC_CLP3_REG(base)
                                                 ((base) ->CLP3)
#define ADC CLP2 REG(base)
                                                 ((base) ->CLP2)
#define ADC CLP1 REG(base)
                                                 ((base) ->CLP1)
#define ADC CLP0 REG(base)
                                                 ((base) ->CLP0)
#define ADC CLMD_REG(base)
                                                 ((base)->CLMD)
#define ADC CLMS REG(base)
                                                 ((base)->CLMS)
#define ADC_CLM4_REG(base)
                                                 ((base) ->CLM4)
#define ADC_CLM3_REG(base)
                                                 ((base)->CLM3)
#define ADC_CLM2_REG(base)
                                                 ((base)->CLM2)
#define ADC CLM1 REG(base)
                                                 ((base)->CLM1)
#define ADC CLM0 REG(base)
                                                 ((base)->CLM0)
/*!
```

```
*/ /* end of group ADC Register Accessor Macros */
   -- ADC Register Masks
---- */
 * @addtogroup ADC Register Masks ADC Register Masks
 * @ {
/* SC1 Bit Fields */
#define ADC SC1 ADCH MASK
                                                   0x1Fu
#define ADC SC1 ADCH SHIFT
#define ADC SC1 ADCH WIDTH
#define ADC SC1 ADCH(x)
(((uint32 t)(((uint32 t)(x)) << ADC SC1 ADCH SHIFT))&ADC SC1 ADCH MASK)
#define ADC SC1 DIFF MASK
                                                   0x20u
#define ADC_SC1_DIFF SHIFT
                                                   5
#define ADC SC1 DIFF WIDTH
                                                   1
\#define ADC SC1 DIFF(x)
(((uint32_t)(((uint32_t)(x)) << ADC_SC1_DIFF_SHIFT)) & ADC_SC1_DIFF_MASK)
#define ADC SC1 AIEN MASK
                                                   0 \times 4011
#define ADC SC1 AIEN SHIFT
#define ADC SC1 AIEN WIDTH
#define ADC SC1 AIEN(x)
(((uint32 t)(((uint32 t)(x)) << ADC SC1 AIEN SHIFT)) & ADC SC1 AIEN MASK)
#define ADC SC1 COCO MASK
                                                   0x80u
#define ADC SC1 COCO SHIFT
                                                   7
#define ADC SC1 COCO WIDTH
                                                   1
#define ADC SC1 COCO(x)
(((uint32 t)(((uint32 t)(x)) << ADC SC1 COCO SHIFT))&ADC SC1 COCO MASK)
/* CFG1 Bit Fields */
#define ADC_CFG1_ADICLK_MASK
                                                   0x3u
#define ADC_CFG1_ADICLK_SHIFT
                                                   0
                                                   2
#define ADC_CFG1_ADICLK_WIDTH
#define ADC CFG1 ADICLK(x)
(((uint32 t)(((uint32 t)(x)) << ADC CFG1 ADICLK SHIFT)) & ADC CFG1 ADICLK MAS
K)
#define ADC CFG1 MODE MASK
                                                   0xCu
#define ADC CFG1 MODE SHIFT
                                                   2
#define ADC_CFG1_MODE_WIDTH
#define ADC_CFG1_MODE(x)
(((uint32 t)(((uint32 t)(x)) << ADC CFG1 MODE SHIFT))&ADC CFG1 MODE MASK)
#define ADC CFG1 ADLSMP MASK
                                                  0x10u
#define ADC CFG1 ADLSMP SHIFT
                                                   4
#define ADC CFG1 ADLSMP WIDTH
                                                   1
#define ADC CFG1 ADLSMP(x)
(((uint32 t)(((uint32 t)(x)) << ADC CFG1 ADLSMP SHIFT)) & ADC CFG1 ADLSMP MAS
#define ADC_CFG1_ADIV_MASK
                                                   0x60u
#define ADC_CFG1_ADIV_SHIFT
                                                   5
#define ADC CFG1 ADIV WIDTH
#define ADC CFG1 ADIV(x)
(((uint32 t)(((uint32 t)(x)) << ADC CFG1 ADIV SHIFT))&ADC CFG1 ADIV MASK)
#define ADC_CFG1_ADLPC MASK
                                                   0x80u
#define ADC CFG1 ADLPC SHIFT
                                                   7
```

```
#define ADC CFG1 ADLPC WIDTH
                                                    1
#define ADC CFG1 ADLPC(x)
(((uint32 t)(((uint32 t)(x)) << ADC CFG1 ADLPC SHIFT)) & ADC CFG1 ADLPC MASK)
/* CFG2 Bit Fields */
#define ADC CFG2 ADLSTS MASK
                                                    0 \times 311
#define ADC CFG2 ADLSTS SHIFT
                                                    0
                                                    2
#define ADC CFG2 ADLSTS WIDTH
#define ADC CFG2 ADLSTS(x)
(((uint32 t)(((uint32 t)(x)) << ADC CFG2 ADLSTS SHIFT)) & ADC CFG2 ADLSTS MAS
K)
#define ADC CFG2 ADHSC MASK
                                                    0x4u
#define ADC_CFG2_ADHSC_SHIFT
                                                    2
#define ADC CFG2 ADHSC WIDTH
#define ADC CFG2 ADHSC(x)
(((uint32 t)(((uint32 t)(x)) << ADC CFG2 ADHSC SHIFT))&ADC CFG2 ADHSC MASK)
#define ADC CFG2 ADACKEN MASK
#define ADC CFG2 ADACKEN SHIFT
                                                    3
#define ADC CFG2 ADACKEN WIDTH
                                                    1
#define ADC CFG2 ADACKEN(x)
(((uint32 t)(((uint32 t)(x)) << ADC CFG2 ADACKEN SHIFT)) & ADC CFG2 ADACKEN M
ASK)
#define ADC CFG2 MUXSEL MASK
                                                    0 \times 1011
#define ADC CFG2 MUXSEL SHIFT
                                                    4
#define ADC CFG2 MUXSEL WIDTH
                                                    1
#define ADC CFG2 MUXSEL(x)
(((uint32 t)(((uint32 t)(x)) << ADC CFG2 MUXSEL SHIFT)) & ADC CFG2 MUXSEL MAS
K)
/* R Bit Fields */
#define ADC R D MASK
                                                    0xFFFFu
#define ADC_R_D_SHIFT
                                                    0
                                                    16
#define ADC R D WIDTH
\#define ADC R D(x)
(((uint32 t)(((uint32 t)(x)) << ADC R D SHIFT)) & ADC R D MASK)
/* CV1 Bit Fields */
#define ADC CV1 CV MASK
                                                    0xFFFFu
#define ADC CV1 CV SHIFT
                                                    0
#define ADC_CV1_CV_WIDTH
                                                    16
#define ADC_CV1_CV(x)
(((uint32 t)(((uint32 t)(x)) << ADC CV1 CV SHIFT)) & ADC CV1 CV MASK)
/* CV2 Bit Fields */
#define ADC CV2 CV MASK
                                                    0xFFFFu
#define ADC CV2 CV SHIFT
                                                    0
#define ADC CV2 CV WIDTH
                                                    16
#define ADC CV2 CV(x)
(((uint32_t)(((uint32_t)(x)) << ADC_CV2_CV_SHIFT)) & ADC_CV2_CV MASK)
/* SC2 Bit Fields */
#define ADC SC2 REFSEL MASK
                                                    0x3u
#define ADC SC2 REFSEL SHIFT
                                                    0
#define ADC SC2 REFSEL WIDTH
#define ADC SC2 REFSEL(x)
(((uint32 t)(((uint32 t)(x)) << ADC SC2 REFSEL SHIFT)) & ADC SC2 REFSEL MASK)
#define ADC SC2 DMAEN MASK
                                                   0x4u
#define ADC_SC2_DMAEN_SHIFT
                                                    2
#define ADC_SC2_DMAEN_WIDTH
#define ADC_SC2_DMAEN(x)
(((uint32 t)(((uint32 t)(x)) << ADC SC2 DMAEN SHIFT))&ADC SC2 DMAEN MASK)
#define ADC SC2 ACREN MASK
                                                   0x8u
#define ADC SC2 ACREN SHIFT
                                                    3
#define ADC SC2 ACREN WIDTH
                                                    1
```

```
#define ADC SC2 ACREN(x)
(((uint32\_t)(((uint32\_t)(x)) << ADC\_SC2\_ACREN\_SHIFT)) & ADC\_SC2\_ACREN\_MASK)
#define ADC_SC2_ACFGT_MASK
                                                   0x10u
#define ADC_SC2_ACFGT_SHIFT
#define ADC SC2 ACFGT WIDTH
                                                   1
#define ADC SC2 ACFGT(x)
(((uint32 t)(((uint32 t)(x)) << ADC SC2 ACFGT SHIFT))&ADC SC2 ACFGT MASK)
#define ADC SC2 ACFE MASK
                                                   0x20u
#define ADC SC2 ACFE SHIFT
#define ADC SC2 ACFE WIDTH
                                                   1
#define ADC SC2 ACFE(x)
(((uint32_t)(((uint32_t)(x)) << ADC_SC2_ACFE_SHIFT)) & ADC_SC2_ACFE_MASK)
#define ADC SC2 ADTRG MASK
                                                   0x40u
#define ADC SC2 ADTRG SHIFT
                                                   6
                                                   1
#define ADC SC2 ADTRG WIDTH
#define ADC SC2 ADTRG(x)
(((uint32_t)(((uint32_t)(x)) << ADC_SC2_ADTRG_SHIFT)) & ADC_SC2_ADTRG_MASK)
#define ADC SC2 ADACT MASK
                                                   0x80u
#define ADC SC2 ADACT SHIFT
                                                   7
#define ADC SC2 ADACT WIDTH
                                                   1
#define ADC SC2 ADACT(x)
(((uint32 t)(((uint32 t)(x)) << ADC SC2 ADACT SHIFT))&ADC SC2 ADACT MASK)
/* SC3 Bit Fields */
#define ADC SC3 AVGS MASK
                                                   0x3u
#define ADC SC3 AVGS SHIFT
                                                   0
#define ADC SC3 AVGS WIDTH
                                                   2
#define ADC SC3 AVGS(x)
(((uint32 t)(((uint32 t)(x)) << ADC SC3 AVGS SHIFT))&ADC SC3 AVGS MASK)
#define ADC SC3 AVGE MASK
                                                   0x4u
#define ADC_SC3_AVGE_SHIFT
                                                   2
                                                   1
#define ADC_SC3_AVGE_WIDTH
\#define ADC SC3 AVGE(x)
(((uint32 t)(((uint32 t)(x)) << ADC SC3 AVGE SHIFT))&ADC SC3 AVGE MASK)
#define ADC SC3 ADCO MASK
                                                   0x8u
#define ADC_SC3_ADCO_SHIFT
                                                   3
#define ADC SC3 ADCO WIDTH
                                                   1
#define ADC_SC3_ADCO(x)
(((uint32_t)(((uint32_t)(x))<<ADC_SC3_ADCO_SHIFT))&ADC_SC3_ADCO_MASK)
                                                   0x40u
#define ADC SC3 CALF MASK
#define ADC SC3 CALF SHIFT
                                                   6
#define ADC SC3 CALF WIDTH
                                                   1
#define ADC SC3 CALF(x)
(((uint32 t)(((uint32 t)(x)) << ADC SC3 CALF SHIFT))& ADC SC3 CALF MASK)
#define ADC SC3 CAL MASK
                                                   0x80u
#define ADC_SC3_CAL_SHIFT
                                                   7
                                                   1
#define ADC_SC3_CAL_WIDTH
#define ADC SC3 CAL(x)
(((uint32 t)(((uint32 t)(x)) << ADC SC3 CAL SHIFT)) & ADC SC3 CAL MASK)
/* OFS Bit Fields */
#define ADC OFS OFS MASK
                                                   0xFFFFu
#define ADC OFS OFS SHIFT
                                                   0
#define ADC OFS OFS WIDTH
                                                   16
#define ADC OFS OFS(x)
(((uint32_t)(((uint32_t)(x))<<ADC_OFS_OFS_SHIFT))&ADC_OFS_OFS_MASK)
/* PG Bit Fields */
#define ADC PG PG MASK
                                                   0xFFFF11
                                                   0
#define ADC PG PG SHIFT
#define ADC PG PG WIDTH
                                                   16
#define ADC PG PG(x)
(((uint32 t)(((uint32 t)(x))<<ADC PG PG SHIFT))&ADC PG PG MASK)
```

```
/* MG Bit Fields */
#define ADC MG MG MASK
                                                    0xFFFFu
#define ADC_MG_MG_SHIFT
#define ADC_MG_MG_WIDTH
                                                    16
#define ADC MG MG(x)
(((uint32 t)(((uint32 t)(x)) << ADC MG MG SHIFT)) & ADC MG MG MASK)
/* CLPD Bit Fields */
#define ADC CLPD CLPD MASK
                                                    0x3Fu
#define ADC CLPD CLPD SHIFT
                                                    0
#define ADC CLPD CLPD WIDTH
                                                    6
#define ADC CLPD CLPD(x)
(((uint32_t)(((uint32_t)(x)) << ADC_CLPD_CLPD_SHIFT)) & ADC_CLPD_CLPD_MASK)
/* CLPS Bit Fields */
#define ADC_CLPS_CLPS MASK
                                                    0x3Fu
#define ADC CLPS CLPS SHIFT
                                                    0
#define ADC CLPS CLPS WIDTH
                                                    6
#define ADC CLPS CLPS(x)
(((uint32 t)(((uint32 t)(x)) << ADC CLPS CLPS SHIFT)) & ADC CLPS CLPS MASK)
/* CLP4 Bit Fields */
#define ADC CLP4 CLP4 MASK
                                                    0x3FFu
#define ADC_CLP4_CLP4_SHIFT
                                                    \cap
#define ADC_CLP4_CLP4_WIDTH
                                                    10
#define ADC CLP4 CLP4(x)
(((uint32 t)(((uint32 t)(x)) << ADC CLP4 CLP4 SHIFT)) & ADC_CLP4_CLP4_MASK)
/* CLP3 Bit Fields */
#define ADC_CLP3_CLP3_MASK
                                                    0 \times 1 FF11
#define ADC CLP3 CLP3 SHIFT
                                                    0
#define ADC CLP3 CLP3 WIDTH
                                                    9
#define ADC CLP3 CLP3(x)
(((uint32_t)(((uint32_t)(x)) << ADC CLP3 CLP3 SHIFT))&ADC CLP3 CLP3 MASK)
/* CLP2 Bit Fields */
#define ADC CLP2 CLP2 MASK
                                                    0xFFu
#define ADC CLP2 CLP2 SHIFT
                                                    \cap
#define ADC CLP2 CLP2 WIDTH
#define ADC CLP2 CLP2(x)
(((uint32 t)(((uint32 t)(x)) << ADC CLP2 CLP2 SHIFT)) & ADC CLP2 CLP2 MASK)
/* CLP1 Bit Fields */
#define ADC_CLP1_CLP1_MASK
                                                    0x7Fu
#define ADC_CLP1_CLP1_SHIFT
                                                    \cap
                                                    7
#define ADC CLP1 CLP1 WIDTH
#define ADC CLP1 CLP1(x)
(((uint32 t)(((uint32 t)(x)) << ADC CLP1 CLP1 SHIFT)) & ADC CLP1 CLP1 MASK)
/* CLPO Bit Fields */
#define ADC_CLP0_CLP0_MASK
#define ADC_CLP0_CLP0_SHIFT
                                                    0x3Fu
                                                    0
#define ADC_CLP0_CLP0_WIDTH
                                                    6
#define ADC CLP0 CLP0(x)
(((uint32 t)(((uint32 t)(x)) << ADC CLPO CLPO SHIFT))&ADC CLPO CLPO MASK)
/* CLMD Bit Fields */
#define ADC CLMD CLMD MASK
                                                    0x3Fu
#define ADC CLMD CLMD SHIFT
                                                    0
#define ADC CLMD CLMD WIDTH
                                                    6
#define ADC CLMD CLMD(x)
(((uint32 t)(((uint32 t)(x)) << ADC CLMD CLMD SHIFT))&ADC CLMD CLMD MASK)
/* CLMS Bit Fields */
#define ADC CLMS CLMS MASK
                                                    0x3Fu
#define ADC CLMS CLMS SHIFT
                                                    0
#define ADC CLMS CLMS WIDTH
                                                    6
#define ADC CLMS CLMS(x)
(((uint32 t)(((uint32 t)(x)) << ADC CLMS CLMS SHIFT))&ADC CLMS CLMS MASK)
```

```
/* CLM4 Bit Fields */
#define ADC CLM4 CLM4 MASK
                                                 0x3FFu
#define ADC_CLM4_CLM4_SHIFT
#define ADC_CLM4_CLM4_WIDTH
                                                 10
#define ADC CLM4 CLM4(x)
(((uint32 t)(((uint32 t)(x)) << ADC CLM4 CLM4 SHIFT))&ADC CLM4 CLM4 MASK)
/* CLM3 Bit Fields */
#define ADC CLM3 CLM3 MASK
                                                 0x1FFu
#define ADC CLM3 CLM3 SHIFT
#define ADC CLM3 CLM3 WIDTH
                                                 9
#define ADC CLM3 CLM3(x)
 (((uint32\_t)(((uint32\_t)(x)) << ADC\_CLM3\_CLM3\_SHIFT)) \& ADC\_CLM3\_CLM3\_MASK) \\
/* CLM2 Bit Fields */
#define ADC CLM2 CLM2 MASK
                                                 0xFFu
#define ADC CLM2 CLM2 SHIFT
                                                 Ω
#define ADC CLM2 CLM2 WIDTH
                                                 8
#define ADC CLM2 CLM2(x)
(((uint32 t) (((uint32 t)(x)) << ADC CLM2 CLM2 SHIFT)) & ADC CLM2 CLM2 MASK)
/* CLM1 Bit Fields */
#define ADC CLM1 CLM1 MASK
                                                 0x7Fu
#define ADC_CLM1_CLM1_SHIFT
#define ADC CLM1 CLM1 WIDTH
#define ADC CLM1 CLM1(x)
(((uint32 t)(((uint32 t)(x)) << ADC CLM1 CLM1 SHIFT)) & ADC CLM1 CLM1 MASK)
/* CLMO Bit Fields */
#define ADC CLM0 CLM0 MASK
                                                 0x3Fu
#define ADC CLM0 CLM0 SHIFT
                                                 \cap
#define ADC CLMO CLMO WIDTH
                                                 6
#define ADC CLM0 CLM0(x)
(((uint32_t)(((uint32_t)(x)) << ADC\ CLM0\ CLM0\ SHIFT)) \&ADC\ CLM0\ CLM0\ MASK)
/*!
* @ }
*/ /* end of group ADC Register Masks */
/* ADC - Peripheral instance base addresses */
/** Peripheral ADCO base address */
#define ADC0 BASE
                                                 (0x4003B000u)
/** Peripheral ADCO base pointer */
#define ADC0
                                                 ((ADC Type *)ADC0 BASE)
#define ADC0 BASE PTR
/** Array initializer of ADC peripheral base addresses */
#define ADC BASE ADDRS
                                                 { ADCO BASE }
/** Array initializer of ADC peripheral base pointers */
#define ADC BASE PTRS
                                                 { ADC0 }
/* -----
   -- ADC - Register accessor macros
----- */
* @addtogroup ADC Register Accessor Macros ADC - Register accessor
macros
* @ {
 */
```

```
/* ADC - Register instance definitions */
/* ADC0 */
#define ADC0 SC1A
                                                   ADC SC1 REG(ADC0,0)
#define ADC0_SC1B
                                                   ADC_SC1_REG(ADC0,1)
#define ADC0 CFG1
                                                   ADC CFG1 REG(ADC0)
#define ADC0 CFG2
                                                  ADC CFG2 REG(ADC0)
#define ADC0 RA
                                                  ADC R REG(ADC0,0)
#define ADC0 RB
                                                  ADC R REG(ADC0,1)
                                                  ADC CV1 REG(ADC0)
#define ADC0 CV1
#define ADC0 CV2
                                                   ADC CV2 REG(ADC0)
                                                   ADC SC2 REG(ADC0)
#define ADC0 SC2
                                                   ADC SC3 REG(ADC0)
#define ADC0 SC3
#define ADC0 OFS
                                                   ADC OFS REG(ADC0)
#define ADC0 PG
                                                   ADC PG REG(ADC0)
#define ADC0 MG
                                                   ADC MG REG(ADC0)
#define ADC0 CLPD
                                                   ADC CLPD REG(ADC0)
#define ADC0 CLPS
                                                   ADC CLPS REG(ADC0)
#define ADC0 CLP4
                                                  ADC CLP4 REG(ADC0)
#define ADCO CLP3
                                                  ADC CLP3 REG(ADC0)
                                                   ADC CLP2 REG(ADC0)
#define ADC0 CLP2
#define ADCO_CLP1
                                                   ADC CLP1 REG(ADC0)
                                                  ADC_CLP0 REG(ADC0)
#define ADC0 CLP0
#define ADC0 CLMD
                                                  ADC CLMD REG(ADC0)
#define ADC0 CLMS
                                                   ADC CLMS REG(ADC0)
#define ADC0 CLM4
                                                   ADC CLM4 REG(ADC0)
                                                  ADC CLM3 REG(ADC0)
#define ADC0 CLM3
#define ADC0 CLM2
                                                   ADC CLM2 REG(ADC0)
#define ADC0 CLM1
                                                   ADC CLM1 REG(ADC0)
#define ADC0 CLM0
                                                   ADC CLM0 REG(ADC0)
/* ADC - Register array accessors */
#define ADC0 SC1(index)
                                                   ADC SC1 REG(ADC0, index)
#define ADC0 R(index)
                                                   ADC R REG(ADC0, index)
/*!
* @}
 ^{*}/ /* end of group ADC Register Accessor Macros ^{*}/
/*!
* @ }
 */ /* end of group ADC Peripheral Access Layer */
   -- CMP Peripheral Access Layer
---- */
 * @addtogroup CMP Peripheral Access Layer CMP Peripheral Access Layer
 * @ {
 */
/** CMP - Register Layout Typedef */
typedef struct {
 IO uint8 t CRO;
                                                    /**< CMP Control
Register 0, offset: 0x0 */
```

```
__IO uint8_t CR1;
                                               /**< CMP Control
Register 1, offset: 0x1 */
 __IO uint8 t FPR;
                                               /**< CMP Filter Period
Register, offset: 0x2 */
  IO uint8 t SCR;
                                               /**< CMP Status and
Control Register, offset: 0x3 */
                                               /**< DAC Control
 IO uint8 t DACCR;
Register, offset: 0x4 */
                                               /**< MUX Control
 IO uint8 t MUXCR;
Register, offset: 0x5 */
} CMP Type, *CMP MemMapPtr;
/* -----
_____
  -- CMP - Register accessor macros
---- */
/*!
* @addtogroup CMP Register Accessor Macros CMP - Register accessor
macros
* @ {
*/
/* CMP - Register accessors */
#define CMP CR0 REG(base)
                                             ((base) ->CR0)
#define CMP CR1 REG(base)
                                             ((base) ->CR1)
#define CMP FPR REG(base)
                                             ((base)->FPR)
#define CMP SCR REG(base)
                                             ((base)->SCR)
#define CMP DACCR REG(base)
                                             ((base)->DACCR)
#define CMP MUXCR REG(base)
                                             ((base) ->MUXCR)
/*!
* @}
^{*}/ /* end of group CMP Register Accessor Macros ^{*}/
_____
  -- CMP Register Masks
  ______
---- */
 * @addtogroup CMP Register Masks CMP Register Masks
 * @ {
*/
/* CRO Bit Fields */
#define CMP CRO HYSTCTR MASK
                                             0x3u
#define CMP CRO HYSTCTR SHIFT
#define CMP_CR0_HYSTCTR_WIDTH
#define CMP_CR0_HYSTCTR(x)
(((uint8 t) (((uint8_t)(x)) << CMP_CRO_HYSTCTR_SHIFT)) & CMP_CRO_HYSTCTR_MASK)
#define CMP CRO FILTER CNT MASK
                                 0x70u
#define CMP CR0 FILTER CNT SHIFT
                                             4
#define CMP CRO FILTER CNT WIDTH
                                             3
```

```
#define CMP CRO FILTER CNT(x)
(((uint8 t)(((uint8 t)(x)) << CMP CRO FILTER CNT SHIFT)) & CMP CRO FILTER CNT
MASK)
\overline{/}* CR1 Bit Fields */
#define CMP CR1 EN MASK
                                                    0x111
#define CMP_CR1 EN SHIFT
                                                    0
#define CMP CR1 EN WIDTH
                                                    1
\#define CMP CR1 EN(x)
(((uint8 t)(((uint8 t)(x)) << CMP CR1 EN SHIFT)) & CMP CR1 EN MASK)
#define CMP CR1 OPE MASK
                                                    0x2u
#define CMP CR1 OPE SHIFT
                                                    1
#define CMP_CR1_OPE_WIDTH
                                                    1
#define CMP CR1 OPE(x)
(((uint8 t)(((uint8 t)(x)) << CMP CR1 OPE SHIFT)) & CMP CR1 OPE MASK)
#define CMP CR1 COS MASK
                                                    0x4u
#define CMP CR1 COS SHIFT
                                                    2
#define CMP CR1 COS WIDTH
#define CMP CR1 COS(x)
(((uint8 t)(((uint8 t)(x)) << CMP CR1 COS SHIFT)) & CMP CR1 COS MASK)
#define CMP CR1 INV MASK
                                                    0x8u
#define CMP_CR1_INV_SHIFT
                                                    3
                                                    1
#define CMP CR1 INV WIDTH
#define CMP CR1 INV(x)
(((uint8 t)(((uint8 t)(x)) << CMP CR1 INV SHIFT)) & CMP CR1 INV MASK)
#define CMP CR1 PMODE MASK
                                                    0x10u
#define CMP_CR1_PMODE_SHIFT
                                                    4
#define CMP CR1 PMODE WIDTH
                                                    1
#define CMP CR1 PMODE(x)
(((uint8 t)(((uint8 t)(x)) << CMP CR1 PMODE SHIFT)) & CMP CR1 PMODE MASK)
#define CMP CR1 TRIGM MASK
                                                    0x20u
                                                    5
#define CMP CR1 TRIGM SHIFT
#define CMP CR1 TRIGM WIDTH
#define CMP CR1 TRIGM(x)
(((uint8 t)(((uint8 t)(x)) << CMP CR1 TRIGM SHIFT)) & CMP CR1 TRIGM MASK)
#define CMP CR1 WE MASK
                                                    0x40u
#define CMP CR1 WE SHIFT
                                                    6
#define CMP_CR1_WE_WIDTH
                                                    1
#define CMP_CR1_WE(x)
(((uint8 t)(((uint8 t)(x))<<CMP CR1 WE SHIFT))&CMP CR1 WE MASK)
#define CMP CR1 SE MASK
                                                    0x80u
#define CMP CR1 SE SHIFT
                                                    7
#define CMP CR1 SE WIDTH
                                                    1
#define CMP CR1 SE(x)
(((uint8 t)(((uint8 t)(x))<<CMP CR1 SE SHIFT))&CMP CR1 SE MASK)
/* FPR Bit Fields *\overline{/}
#define CMP_FPR_FILT_PER_MASK
                                                    0xFFu
#define CMP FPR FILT PER SHIFT
                                                    0
                                                    8
#define CMP FPR FILT PER WIDTH
#define CMP FPR FILT PER(x)
(((uint8 t)(((uint8 t)(x)) << CMP FPR FILT PER SHIFT)) & CMP FPR FILT PER MAS
K)
/* SCR Bit Fields */
#define CMP SCR COUT MASK
                                                    0x1u
#define CMP_SCR_COUT_SHIFT
#define CMP SCR COUT WIDTH
#define CMP SCR COUT(x)
(((uint8 t)(((uint8 t)(x)) << CMP SCR COUT SHIFT)) & CMP SCR COUT MASK)
#define CMP SCR CFF MASK
                                                    0x2u
#define CMP SCR CFF SHIFT
                                                    1
#define CMP SCR CFF WIDTH
                                                    1
```

```
#define CMP SCR CFF(x)
(((uint8 t)(((uint8 t)(x)) << CMP SCR CFF SHIFT)) & CMP SCR CFF MASK)
#define CMP_SCR_CFR_MASK
#define CMP_SCR_CFR_SHIFT
#define CMP SCR CFR WIDTH
                                                    1
#define CMP SCR CFR(x)
(((uint8 t)(((uint8 t)(x)) << CMP SCR CFR SHIFT)) & CMP SCR CFR MASK)
#define CMP SCR IEF MASK
                                                    0x8u
#define CMP SCR IEF SHIFT
                                                    3
#define CMP_SCR_IEF_WIDTH
#define CMP_SCR_IEF(x)
                                                    1
(((uint8 t)(((uint8 t)(x)) << CMP SCR IEF SHIFT)) & CMP SCR IEF MASK)
#define CMP SCR IER MASK
                                                    0x10u
#define CMP SCR IER SHIFT
                                                    4
#define CMP SCR IER WIDTH
                                                    1
\#define CMP SCR IER(x)
(((uint8 t)(((uint8 t)(x)) << CMP SCR IER SHIFT)) & CMP SCR IER MASK)
#define CMP SCR DMAEN MASK
                                                    0x40u
#define CMP SCR DMAEN SHIFT
                                                    6
#define CMP SCR DMAEN WIDTH
                                                    1
#define CMP SCR DMAEN(x)
(((uint8 t)(((uint8 t)(x)) << CMP SCR DMAEN SHIFT)) & CMP SCR DMAEN MASK)
/* DACCR Bit Fields */
#define CMP DACCR VOSEL MASK
                                                    0x3Fu
#define CMP DACCR VOSEL SHIFT
                                                    0
#define CMP DACCR VOSEL WIDTH
                                                    6
#define CMP DACCR VOSEL(x)
(((uint8 t)(((uint8 t)(x)) << CMP DACCR VOSEL SHIFT)) & CMP DACCR VOSEL MASK)
#define CMP DACCR VRSEL MASK
                                                    0x40u
#define CMP DACCR VRSEL SHIFT
                                                    6
                                                    1
#define CMP DACCR VRSEL WIDTH
#define CMP DACCR VRSEL(x)
(((uint8 t)(((uint8 t)(x)) << CMP DACCR VRSEL SHIFT)) & CMP DACCR VRSEL MASK)
#define CMP_DACCR DACEN MASK
                                                    0x80u
#define CMP DACCR DACEN SHIFT
                                                    7
#define CMP DACCR DACEN WIDTH
                                                    1
#define CMP_DACCR_DACEN(x)
(((uint8_t)(((uint8_t)(x)) << CMP_DACCR_DACEN_SHIFT)) & CMP_DACCR_DACEN_MASK)
/* MUXCR Bit Fields */
#define CMP MUXCR MSEL MASK
                                                    0x7u
#define CMP MUXCR MSEL SHIFT
                                                    0
#define CMP MUXCR MSEL WIDTH
                                                    3
#define CMP MUXCR MSEL(x)
(((uint8 t)(((uint8 t)(x)) << CMP MUXCR MSEL SHIFT)) & CMP MUXCR MSEL MASK)
#define CMP_MUXCR_PSEL_MASK
                                                    0x38u
#define CMP_MUXCR_PSEL_SHIFT
                                                    3
#define CMP MUXCR PSEL WIDTH
#define CMP MUXCR PSEL(x)
(((uint8 t)(((uint8 t)(x)) << CMP MUXCR PSEL SHIFT)) & CMP MUXCR PSEL MASK)
#define CMP MUXCR PSTM MASK
                                                    0x80u
#define CMP MUXCR PSTM SHIFT
                                                    7
#define CMP MUXCR PSTM WIDTH
                                                    1
#define CMP MUXCR PSTM(x)
(((uint8 t)(((uint8 t)(x)) << CMP MUXCR PSTM SHIFT)) & CMP MUXCR PSTM MASK)
/*!
* @ }
*/ /* end of group CMP Register Masks */
```

```
/* CMP - Peripheral instance base addresses */
/** Peripheral CMP0 base address */
#define CMP0 BASE
                                             (0x40073000u)
/** Peripheral CMP0 base pointer */
#define CMP0
                                             ((CMP Type *)CMP0 BASE)
#define CMP0 BASE PTR
                                             (CMP0)
/** Array initializer of CMP peripheral base addresses */
#define CMP BASE ADDRS
                                            { CMPO BASE }
/** Array initializer of CMP peripheral base pointers */
#define CMP BASE PTRS
                                            { CMPO }
/* -----
  -- CMP - Register accessor macros
---- */
/*!
* @addtogroup CMP Register Accessor Macros CMP - Register accessor
macros
* @ {
* /
/* CMP - Register instance definitions */
/* CMP0 */
#define CMP0 CR0
                                            CMP CR0 REG(CMP0)
#define CMP0 CR1
                                             CMP CR1 REG(CMP0)
#define CMP0 FPR
                                            CMP FPR REG(CMP0)
                                            CMP_SCR_REG(CMP0)
#define CMP0 SCR
#define CMP0 DACCR
                                             CMP DACCR REG(CMP0)
#define CMP0 MUXCR
                                             CMP MUXCR REG(CMP0)
/*!
* @ }
*/ /* end of group CMP Register Accessor Macros */
/*!
* @ }
*/ /* end of group CMP Peripheral Access Layer */
/* -----
  -- DAC Peripheral Access Layer
---- */
/*!
 * @addtogroup DAC Peripheral Access Layer DAC Peripheral Access Layer
* @ {
*/
/** DAC - Register Layout Typedef */
typedef struct {
                                               /* offset: 0x0, array
 struct {
step: 0x2 */
  IO uint8 t DATL;
                                                /**< DAC Data Low
Register, array offset: 0x0, array step: 0x2 */
```

```
IO uint8_t DATH;
                                                /**< DAC Data High
Register, array offset: 0x1, array step: 0x2 */
 } DAT[2];
     uint8_t RESERVED_0[28];
  IO uint8 t SR;
                                               /**< DAC Status
Register, offset: 0x20 */
 IO uint8 t CO;
                                               /**< DAC Control
Register, offset: 0x21 */
 IO uint8 t C1;
                                               /**< DAC Control
Register 1, offset: 0x22 */
 IO uint8 t C2;
                                               /**< DAC Control
Register 2, offset: 0x23 */
} DAC Type, *DAC MemMapPtr;
/* -----
  -- DAC - Register accessor macros
  ______
---- */
* @addtogroup DAC Register Accessor Macros DAC - Register accessor
macros
* @ {
*/
/* DAC - Register accessors */
#define DAC DATL REG(base,index)
                                           ((base)-
>DAT[index].DATL)
#define DAC DATL COUNT
#define DAC DATH REG(base,index)
                                             ((base)-
>DAT[index].DATH)
#define DAC DATH COUNT
#define DAC_SR_REG(base)
                                             ((base) ->SR)
#define DAC_CO_REG(base)
                                             ((base) -> C0)
                                             ((base)->C1)
#define DAC_C1_REG(base)
#define DAC_C2_REG(base)
                                             ((base) -> C2)
/*!
* @ }
^{*}/ /* end of group DAC Register Accessor Macros ^{*}/
  -- DAC Register Masks
---- */
* @addtogroup DAC Register Masks DAC Register Masks
 * @ {
* /
/* DATL Bit Fields */
#define DAC DATL DATAO MASK
                                            0xFFu
#define DAC DATL DATAO SHIFT
                                            0
#define DAC DATL DATAO WIDTH
                                             8
```

```
#define DAC DATL DATA0(x)
(((uint8 t) (((uint8 t) (x)) << DAC DATL DATAO SHIFT)) &DAC DATL DATAO MASK)
/* DATH Bit Fields */
#define DAC_DATH_DATA1_MASK
                                                   0xFu
#define DAC DATH DATA1 SHIFT
                                                   0
#define DAC DATH DATA1 WIDTH
                                                    4
#define DAC DATH DATA1(x)
(((uint8 t)(((uint8 t)(x)) << DAC DATH DATA1 SHIFT)) & DAC DATH DATA1 MASK)
/* SR Bit Fields */
#define DAC SR DACBFRPBF MASK
                                                   0x1u
#define DAC SR DACBFRPBF SHIFT
                                                   \cap
#define DAC_SR_DACBFRPBF_WIDTH
                                                   1
#define DAC SR DACBFRPBF(x)
(((uint8 t)(((uint8 t)(x)) << DAC SR DACBFRPBF SHIFT)) &DAC SR DACBFRPBF MAS
K)
#define DAC SR DACBFRPTF MASK
                                                   0x2u
#define DAC SR DACBFRPTF SHIFT
                                                   1
#define DAC SR DACBFRPTF WIDTH
                                                   1
#define DAC SR DACBFRPTF(x)
(((uint8 t)(((uint8 t)(x)) << DAC SR DACBFRPTF SHIFT)) &DAC SR DACBFRPTF MAS
K)
/* C0 Bit Fields */
#define DAC CO DACBBIEN MASK
                                                   0x1u
#define DAC CO DACBBIEN SHIFT
                                                   \cap
#define DAC CO DACBBIEN WIDTH
#define DAC CO DACBBIEN(x)
(((uint8 t)(((uint8 t)(x)) << DAC CO DACBBIEN SHIFT)) & DAC CO DACBBIEN MASK)
#define DAC CO DACBTIEN MASK
                                                   0x2u
#define DAC CO DACBTIEN SHIFT
                                                   1
#define DAC_CO_DACBTIEN_WIDTH
#define DAC CO DACBTIEN(x)
(((uint8 t)(((uint8 t)(x)) << DAC CO DACBTIEN SHIFT)) & DAC CO DACBTIEN MASK)
#define DAC CO LPEN MASK
                                                   0x8u
#define DAC CO LPEN SHIFT
                                                    3
#define DAC CO LPEN WIDTH
                                                   1
#define DAC CO LPEN(x)
(((uint8 t)(((uint8 t)(x)) << DAC CO LPEN SHIFT)) & DAC CO LPEN MASK)
#define DAC_CO_DACSWTRG_MASK
                                                   0x10u
#define DAC_CO_DACSWTRG_SHIFT
                                                   4
#define DAC CO DACSWTRG WIDTH
                                                   1
#define DAC CO DACSWTRG(x)
(((uint8 t)(((uint8 t)(x)) << DAC CO DACSWTRG SHIFT)) & DAC CO DACSWTRG MASK)
#define DAC CO DACTRGSEL MASK
                                                   0x20u
#define DAC CO DACTRGSEL SHIFT
                                                    5
#define DAC_CO_DACTRGSEL_WIDTH
                                                   1
#define DAC_CO_DACTRGSEL(x)
(((uint8 t)(((uint8 t)(x)) << DAC CO DACTRGSEL SHIFT)) &DAC CO DACTRGSEL MAS
K)
#define DAC CO DACRFS MASK
                                                   0x40u
#define DAC CO DACRFS SHIFT
                                                    6
#define DAC CO DACRFS WIDTH
#define DAC CO DACRFS(x)
(((uint8 t) (((uint8 t)(x)) << DAC CO DACRFS SHIFT)) & DAC CO DACRFS MASK)
#define DAC_CO_DACEN_MASK
                                                   0x80u
#define DAC_CO_DACEN_SHIFT
                                                    7
#define DAC CO DACEN WIDTH
                                                   1
#define DAC CO DACEN(x)
(((uint8 t)(((uint8 t)(x)) << DAC CO DACEN SHIFT)) & DAC CO DACEN MASK)
/* C1 Bit Fields */
#define DAC C1 DACBFEN MASK
                                                   0 \times 111
```

```
#define DAC C1 DACBFEN SHIFT
                                                 0
#define DAC_C1_DACBFEN_WIDTH
                                                 1
#define DAC_C1_DACBFEN(x)
(((uint8 t)(((uint8 t)(x)) << DAC C1 DACBFEN SHIFT)) & DAC C1 DACBFEN MASK)
#define DAC C1 DACBFMD MASK
                                                0 \times 411
#define DAC C1 DACBFMD SHIFT
#define DAC C1 DACBFMD WIDTH
#define DAC C1 DACBFMD(x)
(((uint8 t) (((uint8 t) (x)) << DAC C1 DACBFMD SHIFT)) &DAC C1 DACBFMD MASK)
#define DAC C1 DMAEN MASK
                                                0x80u
#define DAC_C1_DMAEN_SHIFT
#define DAC_C1_DMAEN_WIDTH
                                                 1
#define DAC C1 DMAEN(x)
(((uint8 t)(((uint8 t)(x))<<DAC C1 DMAEN SHIFT))&DAC C1 DMAEN MASK)
/* C2 Bit Fields */
#define DAC C2 DACBFUP MASK
                                                 0x1u
#define DAC C2 DACBFUP SHIFT
                                                 0
#define DAC C2 DACBFUP WIDTH
                                                 1
#define DAC C2 DACBFUP(x)
(((uint8 t)(((uint8 t)(x)) << DAC C2 DACBFUP SHIFT)) &DAC C2 DACBFUP MASK)
#define DAC C2 DACBFRP MASK
                                                0x10u
#define DAC C2 DACBFRP SHIFT
#define DAC C2 DACBFRP WIDTH
                                                 1
#define DAC C2 DACBFRP(x)
(((uint8 t)(((uint8 t)(x)) << DAC C2 DACBFRP SHIFT)) &DAC C2 DACBFRP MASK)
/ * !
* @ }
 */ /* end of group DAC Register Masks */
/* DAC - Peripheral instance base addresses */
/** Peripheral DACO base address */
                                                 (0x4003F000u)
#define DAC0 BASE
/** Peripheral DACO base pointer */
                                                 ((DAC Type *)DAC0 BASE)
#define DAC0
#define DACO BASE PTR
                                                 (DACO)
/** Array initializer of DAC peripheral base addresses */
                                                { DACO BASE }
#define DAC BASE ADDRS
/** Array initializer of DAC peripheral base pointers */
#define DAC BASE PTRS
/* ______
   -- DAC - Register accessor macros
---- */
/*!
* @addtogroup DAC Register Accessor Macros DAC - Register accessor
macros
* @ {
 */
/* DAC - Register instance definitions */
/* DAC0 */
#define DAC0 DAT0L
                                                 DAC DATL REG(DACO, 0)
#define DAC0 DAT0H
                                                 DAC DATH REG(DACO, 0)
#define DAC0 DAT1L
                                                 DAC DATL REG(DAC0,1)
```

```
#define DAC0 DAT1H
                                             DAC DATH REG(DAC0,1)
#define DACO SR
                                             DAC SR REG(DAC0)
#define DAC0_C0
                                             DAC_CO_REG(DACO)
#define DAC0 C1
                                             DAC_C1_REG(DAC0)
#define DAC0 C2
                                             DAC C2 REG(DAC0)
/* DAC - Register array accessors */
#define DAC0 DATL(index)
                                             DAC DATL REG(DACO, index)
#define DACO DATH(index)
                                             DAC DATH REG(DACO, index)
/*!
* @ }
*/ /* end of group DAC Register Accessor Macros */
/*!
* @ }
*/ /* end of group DAC Peripheral Access Layer */
/* -----
_____
  -- DMA Peripheral Access Layer
---- */
* @addtogroup DMA Peripheral Access Layer DMA Peripheral Access Layer
 * @ {
/** DMA - Register Layout Typedef */
typedef struct {
     uint8_t RESERVED 0[256];
                                              /* offset: 0x100,
 struct {
array step: 0x10 */
    __IO uint32_t SAR;
                                                 /**< Source Address
Register, array offset: 0x100, array step: 0x10 */
                                                /**< Destination
    IO uint32 t DAR;
Address Register, array offset: 0x104, array step: 0x10 */
                                                 /* offset: 0x108,
array step: 0x10 */
     IO uint32 t DSR BCR;
                                                  /**< DMA Status
Register / Byte Count Register, array offset: 0x108, array step: 0x10 */
   struct {
                                                  /* offset: 0x108,
array step: 0x10 */
           uint8 t RESERVED 0[3];
                                                    /**< DMA DSR0
        IO uint8 t DSR;
register...DMA_DSR3 register., array offset: 0x10B, array step: 0\overline{x}10 */
    } DMA DSR ACCESS8BIT;
    IO uint32 t DCR;
                                                /**< DMA Control
Register, array offset: 0x10C, array step: 0x10 */
 } DMA[4];
} DMA Type, *DMA MemMapPtr;
/* -----
  -- DMA - Register accessor macros
```

```
---- */
* @addtogroup DMA Register Accessor Macros DMA - Register accessor
macros
* @ {
*/
/* DMA - Register accessors */
#define DMA SAR REG(base,index)
                                                ((base) ->DMA[index].SAR)
#define DMA SAR COUNT
#define DMA DAR REG(base,index)
                                                ((base) ->DMA[index].DAR)
#define DMA DAR COUNT
#define DMA DSR BCR REG(base, index)
                                                ((base)-
>DMA[index].DSR BCR)
#define DMA DSR BCR COUNT
#define DMA DSR REG(base, index)
                                                ((base) -
>DMA[index].DMA DSR ACCESS8BIT.DSR)
#define DMA DSR COUNT
#define DMA DCR REG(base,index)
                                                ((base)->DMA[index].DCR)
#define DMA DCR COUNT
/*!
* @ }
 */ /* end of group DMA Register Accessor Macros */
  -- DMA Register Masks
  ---- */
 * @addtogroup DMA Register Masks DMA Register Masks
 * @ {
* /
/* SAR Bit Fields */
#define DMA SAR SAR MASK
                                               0xFFFFFFFFu
#define DMA SAR SAR SHIFT
#define DMA SAR SAR WIDTH
                                                32
#define DMA SAR SAR(x)
(((uint32_t)(((uint32_t)(x)) << DMA_SAR_SAR_SHIFT)) & DMA_SAR_SAR_MASK)
/* DAR Bit Fields */
#define DMA DAR DAR MASK
                                                0xFFFFFFFu
#define DMA DAR DAR SHIFT
                                                \cap
#define DMA DAR DAR WIDTH
                                                32
#define DMA_DAR_DAR(x)
(((uint32 t)(((uint32 t)(x))<<DMA DAR DAR SHIFT))&DMA DAR DAR MASK)
/* DSR BCR Bit Fields */
#define DMA DSR BCR BCR MASK
                                                0xFFFFFFu
#define DMA DSR BCR BCR SHIFT
                                                0
#define DMA DSR BCR BCR WIDTH
                                                2.4
#define DMA DSR BCR BCR(x)
(((uint32 t)(((uint32 t)(x))<<DMA DSR BCR BCR SHIFT))&DMA DSR BCR BCR MAS
K)
                                                0x1000000u
#define DMA DSR BCR DONE MASK
```

```
#define DMA DSR BCR DONE SHIFT
                                                  24
#define DMA DSR BCR DONE WIDTH
#define DMA DSR BCR DONE(x)
(((uint32 t)(((uint32 t)(x))<<DMA DSR BCR DONE SHIFT))&DMA DSR BCR DONE M
ASK)
#define DMA DSR BCR BSY MASK
                                                  0x2000000u
#define DMA DSR BCR BSY SHIFT
                                                  25
#define DMA DSR BCR BSY WIDTH
#define DMA DSR BCR BSY(x)
(((uint32 t)(((uint32 t)(x)) << DMA DSR BCR BSY SHIFT)) & DMA DSR BCR BSY MAS
K)
#define DMA DSR BCR REQ MASK
                                                  0x4000000u
#define DMA DSR BCR REQ SHIFT
                                                  26
                                                  1
#define DMA DSR BCR REQ WIDTH
\#define DMA DSR BCR REQ(x)
(((uint32 t)(((uint32 t)(x))<<DMA DSR BCR REQ SHIFT))&DMA DSR BCR REQ MAS
#define DMA DSR BCR BED MASK
                                                  0x10000000u
#define DMA DSR BCR BED SHIFT
                                                  28
#define DMA DSR BCR BED WIDTH
                                                  1
#define DMA DSR BCR BED(x)
(((uint32 t)(((uint32 t)(x))<<DMA DSR BCR BED SHIFT))&DMA DSR BCR BED MAS
#define DMA DSR BCR BES MASK
                                                  0x20000000u
#define DMA DSR BCR BES SHIFT
                                                  29
#define DMA DSR BCR BES WIDTH
                                                  1
#define DMA DSR BCR BES(x)
(((uint32 t)(((uint32 t)(x))<<DMA DSR BCR BES SHIFT))&DMA DSR BCR BES MAS
K)
#define DMA DSR BCR CE MASK
                                                  0x40000000u
#define DMA DSR BCR CE SHIFT
                                                  30
#define DMA DSR BCR CE WIDTH
#define DMA DSR BCR CE(x)
(((uint32 t)(((uint32 t)(x)) << DMA DSR BCR CE SHIFT)) & DMA DSR BCR CE MASK)
/* DCR Bit Fields */
#define DMA DCR LCH2 MASK
                                                  0x3u
#define DMA DCR LCH2 SHIFT
                                                  0
#define DMA_DCR_LCH2_WIDTH
#define DMA DCR LCH2(x)
(((uint32 t)(((uint32 t)(x))<<DMA DCR LCH2 SHIFT))&DMA DCR LCH2 MASK)
#define DMA DCR LCH1 MASK
                                                  0xCu
#define DMA DCR LCH1 SHIFT
                                                  2
#define DMA DCR LCH1 WIDTH
#define DMA DCR LCH1(x)
(((uint32 t)(((uint32 t)(x))<<DMA DCR LCH1 SHIFT))&DMA DCR LCH1 MASK)
#define DMA_DCR_LINKCC_MASK
                                                  0x30u
#define DMA DCR LINKCC SHIFT
                                                  4
                                                  2
#define DMA DCR LINKCC WIDTH
#define DMA DCR LINKCC(x)
(((uint32 t)(((uint32 t)(x))<<DMA DCR LINKCC SHIFT))&DMA DCR LINKCC MASK)
#define DMA DCR D REQ MASK
                                                  0x80u
#define DMA DCR D REQ SHIFT
                                                  7
#define DMA DCR D REQ WIDTH
#define DMA_DCR_D_REQ(x)
(((uint32 t)(((uint32 t)(x))<<DMA DCR D REQ SHIFT))&DMA DCR D REQ MASK)
#define DMA DCR DMOD MASK
                                                  0xF00u
#define DMA DCR DMOD SHIFT
                                                  8
#define DMA DCR DMOD WIDTH
#define DMA DCR DMOD(x)
(((uint32 t)(((uint32 t)(x))<<DMA DCR DMOD SHIFT))&DMA DCR DMOD MASK)
```

```
#define DMA DCR SMOD MASK
                                                   0xF00011
#define DMA DCR SMOD SHIFT
                                                   12
#define DMA DCR SMOD WIDTH
                                                   4
#define DMA_DCR_SMOD(x)
(((uint32 t)(((uint32 t)(x))<<DMA DCR SMOD SHIFT))&DMA DCR SMOD MASK)
#define DMA DCR START MASK
                                                   0x10000u
#define DMA DCR START SHIFT
                                                   16
#define DMA DCR START WIDTH
                                                   1
#define DMA DCR START(x)
(((uint32 t)(((uint32 t)(x)) << DMA DCR START SHIFT)) & DMA DCR START MASK)
#define DMA DCR DSIZE MASK
                                                   0x60000u
#define DMA DCR DSIZE SHIFT
                                                   17
#define DMA DCR DSIZE WIDTH
#define DMA DCR DSIZE(x)
(((uint32 t)(((uint32 t)(x)) << DMA DCR DSIZE SHIFT)) & DMA DCR DSIZE MASK)
#define DMA DCR DINC MASK
                                                   0x80000u
#define DMA DCR DINC SHIFT
                                                   19
#define DMA DCR DINC WIDTH
                                                   1
#define DMA DCR DINC(x)
(((uint32 t)(((uint32 t)(x)) << DMA DCR DINC SHIFT)) & DMA DCR DINC MASK)
#define DMA DCR SSIZE MASK
                                                   0x300000u
#define DMA DCR SSIZE SHIFT
                                                   2.0
#define DMA DCR SSIZE WIDTH
                                                   2
#define DMA DCR SSIZE(x)
(((uint32 t)(((uint32 t)(x)) << DMA DCR SSIZE SHIFT)) & DMA DCR SSIZE MASK)
#define DMA DCR SINC MASK
                                                   0x400000u
#define DMA DCR SINC SHIFT
                                                   22
#define DMA DCR SINC WIDTH
#define DMA DCR SINC(x)
(((uint32 t)(((uint32 t)(x)) << DMA DCR SINC SHIFT)) & DMA DCR SINC MASK)
                                                   0x800000u
#define DMA DCR EADREQ MASK
                                                   23
#define DMA DCR EADREQ SHIFT
#define DMA DCR EADREO WIDTH
                                                   1
#define DMA DCR EADREQ(x)
(((uint32 t)(((uint32 t)(x)) << DMA DCR EADREQ SHIFT)) & DMA DCR EADREQ MASK)
#define DMA DCR AA MASK
                                                   0x10000000u
#define DMA DCR AA SHIFT
                                                   28
#define DMA_DCR_AA_WIDTH
#define DMA DCR AA(x)
(((uint32 t)(((uint32 t)(x))<<DMA DCR AA SHIFT))&DMA DCR AA MASK)
#define DMA DCR CS MASK
                                                   0x20000000u
#define DMA DCR CS SHIFT
                                                   29
#define DMA DCR CS WIDTH
#define DMA DCR CS(x)
(((uint32 t)(((uint32 t)(x)) << DMA DCR CS SHIFT)) & DMA DCR CS MASK)
#define DMA_DCR_ERQ_MASK
                                                   0x40000000u
#define DMA DCR ERQ SHIFT
                                                   30
#define DMA DCR ERQ WIDTH
                                                   1
\#define DMA DCR ERQ(x)
(((uint32 t)(((uint32 t)(x))<<DMA DCR ERQ SHIFT))&DMA DCR ERQ MASK)
#define DMA DCR EINT MASK
                                                   0x80000000u
#define DMA DCR EINT SHIFT
                                                   31
#define DMA DCR EINT WIDTH
                                                   1
#define DMA DCR EINT(x)
(((uint32 t)(((uint32 t)(x))<<DMA DCR EINT SHIFT))&DMA DCR EINT MASK)
/*!
* @ }
 */ /* end of group DMA Register Masks */
```

```
/* DMA - Peripheral instance base addresses */
/** Peripheral DMA base address */
#define DMA BASE
                                                   (0x40008000u)
/** Peripheral DMA base pointer */
#define DMA0
                                                   ((DMA Type *)DMA BASE)
#define DMA BASE PTR
                                                   (DMA0)
/** Array initializer of DMA peripheral base addresses */
                                                   { DMA BASE }
#define DMA BASE ADDRS
/** Array initializer of DMA peripheral base pointers */
#define DMA BASE PTRS
                                                   { DMA0 }
_____
   -- DMA - Register accessor macros
---- */
/*!
* @addtogroup DMA Register Accessor Macros DMA - Register accessor
macros
* @ {
* /
/* DMA - Register instance definitions */
/* DMA */
#define DMA SAR0
                                                   DMA SAR REG(DMA0,0)
#define DMA DAR0
                                                   DMA DAR REG(DMA0,0)
                                                   DMA DSR BCR REG(DMA0,0)
#define DMA DSR BCR0
                                                   DMA DSR REG(DMA0,0)
#define DMA DSR0
#define DMA DCR0
                                                   DMA DCR REG(DMA0,0)
#define DMA SAR1
                                                   DMA SAR REG(DMA0,1)
#define DMA DAR1
                                                   DMA DAR REG(DMA0,1)
#define DMA DSR BCR1
                                                   DMA DSR BCR REG(DMA0,1)
#define DMA DSR1
                                                   DMA DSR REG(DMA0,1)
#define DMA DCR1
                                                   DMA DCR REG(DMA0,1)
                                                   DMA_SAR_REG(DMA0,2)
#define DMA_SAR2
                                                   DMA DAR REG(DMA0,2)
#define DMA DAR2
#define DMA DSR BCR2
                                                   DMA DSR BCR REG(DMA0,2)
                                                   DMA DSR REG(DMA0,2)
#define DMA DSR2
#define DMA DCR2
                                                   DMA DCR REG(DMA0,2)
#define DMA SAR3
                                                   DMA SAR REG(DMA0,3)
                                                   DMA DAR REG(DMA0,3)
#define DMA DAR3
                                                   DMA DSR BCR REG(DMA0,3)
#define DMA DSR BCR3
#define DMA DSR3
                                                   DMA DSR REG(DMA0,3)
#define DMA DCR3
                                                   DMA DCR REG(DMA0,3)
/* DMA - Register array accessors */
#define DMA SAR(index)
                                                   DMA SAR REG(DMA0, index)
#define DMA DAR(index)
                                                   DMA DAR REG(DMA0, index)
#define DMA DSR BCR(index)
DMA DSR BCR REG(DMA0, index)
#define DMA DSR(index)
                                                   DMA DSR REG(DMA0, index)
#define DMA DCR(index)
                                                   DMA DCR REG(DMA0, index)
/*!
* @ }
 ^{*}/ /* end of group DMA Register Accessor Macros ^{*}/
```

```
/*!
* @ }
*/ /* end of group DMA Peripheral Access Layer */
/* -----
  -- DMAMUX Peripheral Access Layer
_____ */
/*!
* @addtogroup DMAMUX Peripheral Access Layer DMAMUX Peripheral Access
Layer
* @ {
* /
/** DMAMUX - Register Layout Typedef */
typedef struct {
 IO uint8 t CHCFG[4];
                                          /**< Channel
Configuration register, array offset: 0x0, array step: 0x1 */
} DMAMUX Type, *DMAMUX MemMapPtr;
/* -----
  -- DMAMUX - Register accessor macros
  ______
----- */
/*!
* @addtogroup DMAMUX Register Accessor Macros DMAMUX - Register accessor
macros
* @ {
*/
/* DMAMUX - Register accessors */
#define DMAMUX_CHCFG_REG(base,index)
                                        ((base)->CHCFG[index])
#define DMAMUX CHCFG COUNT
/*!
* @}
 */ /* end of group DMAMUX Register Accessor Macros */
  -- DMAMUX Register Masks
---- */
* @addtogroup DMAMUX Register Masks DMAMUX Register Masks
 * @ {
* /
/* CHCFG Bit Fields */
#define DMAMUX CHCFG SOURCE MASK
                                        0x3Fu
#define DMAMUX CHCFG SOURCE SHIFT
```

```
#define DMAMUX CHCFG SOURCE WIDTH
#define DMAMUX CHCFG SOURCE(x)
(((uint8 t)(((uint8 t)(x)) << DMAMUX CHCFG SOURCE SHIFT)) & DMAMUX CHCFG SOUR
CE MASK)
#define DMAMUX CHCFG TRIG MASK
                                                0 \times 4011
#define DMAMUX CHCFG TRIG SHIFT
                                                6
#define DMAMUX CHCFG TRIG WIDTH
                                                1
#define DMAMUX CHCFG TRIG(x)
(((uint8 t)(((uint8 t)(x)) << DMAMUX CHCFG TRIG SHIFT)) & DMAMUX CHCFG TRIG M
ASK)
#define DMAMUX CHCFG ENBL MASK
                                                0x80u
#define DMAMUX CHCFG ENBL SHIFT
                                                 7
#define DMAMUX CHCFG ENBL WIDTH
#define DMAMUX_CHCFG ENBL(x)
(((uint8 t)(((uint8 t)(x)) << DMAMUX CHCFG ENBL SHIFT)) & DMAMUX CHCFG ENBL M
ASK)
/*!
* @}
 */ /* end of group DMAMUX Register Masks */
/* DMAMUX - Peripheral instance base addresses */
/** Peripheral DMAMUX0 base address */
#define DMAMUX0 BASE
                                                (0x40021000u)
/** Peripheral DMAMUX0 base pointer */
#define DMAMUX0
                                                 ((DMAMUX Type
*) DMAMUX0 BASE)
#define DMAMUX0 BASE PTR
                                                (DMAMUX0)
/** Array initializer of DMAMUX peripheral base addresses */
#define DMAMUX BASE ADDRS
                                               { DMAMUX0 BASE }
/** Array initializer of DMAMUX peripheral base pointers */
#define DMAMUX BASE PTRS
                                                { DMAMUX0 }
/* -----
  -- DMAMUX - Register accessor macros
---- */
/*!
 * @addtogroup DMAMUX Register Accessor Macros DMAMUX - Register accessor
macros
* @{
 * /
/* DMAMUX - Register instance definitions */
/* DMAMUX0 */
#define DMAMUX0 CHCFG0
DMAMUX CHCFG REG (DMAMUX0,0)
#define DMAMUX0 CHCFG1
DMAMUX CHCFG REG (DMAMUX0, 1)
#define DMAMUX0 CHCFG2
DMAMUX CHCFG REG (DMAMUX0, 2)
\#define DMAMUX0 CHCFG3
DMAMUX CHCFG REG (DMAMUX0, 3)
/* DMAMUX - Register array accessors */
```

```
#define DMAMUX0 CHCFG(index)
DMAMUX CHCFG REG (DMAMUX0, index)
/*!
* @ }
*/ /* end of group DMAMUX Register Accessor Macros */
/ * !
* @}
 */ /* end of group DMAMUX_Peripheral_Access_Layer */
/* -----
  -- FGPIO Peripheral Access Layer
---- */
/*!
* @addtogroup FGPIO Peripheral Access Layer FGPIO Peripheral Access
Layer
* @ {
*/
/** FGPIO - Register Layout Typedef */
typedef struct {
                                               /**< Port Data Output
 IO uint32 t PDOR;
Register, offset: 0x0 */
  O uint32 t PSOR;
                                               /**< Port Set Output
Register, offset: 0x4 */
 O uint32 t PCOR;
                                               /**< Port Clear Output
Register, offset: 0x8 */
 O uint32 t PTOR;
                                               /**< Port Toggle
Output Register, offset: 0xC */
 I uint32 t PDIR;
                                               /**< Port Data Input
Register, offset: 0x10 */
  __IO uint32_t PDDR;
                                               /**< Port Data
Direction Register, offset: 0x14 */
} FGPIO Type, *FGPIO MemMapPtr;
/* -----
  -- FGPIO - Register accessor macros
_____ */
/*!
* @addtogroup FGPIO Register Accessor Macros FGPIO - Register accessor
macros
* @ {
*/
/* FGPIO - Register accessors */
#define FGPIO PDOR REG(base)
                                             ((base)->PDOR)
#define FGPIO PSOR REG(base)
                                             ((base)->PSOR)
#define FGPIO PCOR REG(base)
                                             ((base) ->PCOR)
#define FGPIO PTOR REG(base)
                                             ((base) ->PTOR)
#define FGPIO PDIR REG(base)
                                             ((base)->PDIR)
```

```
#define FGPIO PDDR REG(base)
                                                ((base) ->PDDR)
/*!
 * @ }
 */ /* end of group FGPIO Register Accessor Macros */
/* -----
  -- FGPIO Register Masks
---- */
/*!
 * @addtogroup FGPIO Register Masks FGPIO Register Masks
 */
/* PDOR Bit Fields */
#define FGPIO PDOR PDO MASK
                                               0xFFFFFFFFu
#define FGPIO PDOR PDO SHIFT
#define FGPIO PDOR PDO WIDTH
                                                32
#define FGPIO PDOR PDO(x)
(((uint32 t)(((uint32 t)(x))<<FGPIO PDOR PDO SHIFT))&FGPIO PDOR PDO MASK)
/* PSOR Bit Fields */
#define FGPIO PSOR PTSO MASK
                                                0xFFFFFFFFu
#define FGPIO PSOR PTSO SHIFT
                                                \cap
#define FGPIO PSOR PTSO WIDTH
                                                32
#define FGPIO PSOR PTSO(x)
(((uint32 t)(((uint32 t)(x))<<FGPIO PSOR PTSO SHIFT))&FGPIO PSOR PTSO MAS
K)
/* PCOR Bit Fields */
#define FGPIO PCOR PTCO MASK
                                                0xFFFFFFFFu
#define FGPIO PCOR PTCO SHIFT
#define FGPIO PCOR PTCO WIDTH
                                                32
#define FGPIO PCOR PTCO(x)
(((uint32 t)(((uint32 t)(x))<<FGPIO PCOR PTCO SHIFT))&FGPIO PCOR PTCO MAS
K)
/* PTOR Bit Fields */
#define FGPIO PTOR PTTO MASK
                                                0xFFFFFFFFu
#define FGPIO PTOR PTTO SHIFT
#define FGPIO PTOR PTTO WIDTH
                                                32
#define FGPIO PTOR PTTO(x)
(((uint32 t)(((uint32 t)(x))<<FGPIO PTOR PTTO SHIFT))&FGPIO PTOR PTTO MAS
/* PDIR Bit Fields */
#define FGPIO PDIR PDI MASK
                                                0xFFFFFFFFu
#define FGPIO PDIR PDI SHIFT
                                                \cap
#define FGPIO PDIR PDI WIDTH
                                                32
#define FGPIO PDIR PDI(x)
(((uint32 t)(((uint32 t)(x))<<FGPIO PDIR PDI SHIFT))&FGPIO PDIR PDI MASK)
/* PDDR Bit Fields */
#define FGPIO PDDR PDD MASK
                                                0xFFFFFFFFu
#define FGPIO_PDDR_PDD_SHIFT
#define FGPIO_PDDR_PDD_WIDTH
                                                32
#define FGPIO PDDR PDD(x)
(((uint32 t)(((uint32 t)(x))<<FGPIO PDDR PDD SHIFT))&FGPIO PDDR PDD MASK)
/*!
* @ }
```

```
/* FGPIO - Peripheral instance base addresses */
/** Peripheral FGPIOA base address */
#define FGPIOA BASE
                                                (0xF80FF000u)
/** Peripheral FGPIOA base pointer */
#define FGPIOA
                                                 ((FGPIO Type
*) FGPIOA BASE)
#define FGPIOA BASE PTR
                                                 (FGPIOA)
/** Peripheral FGPIOB base address */
#define FGPIOB_BASE
                                                 (0xF80FF040u)
/** Peripheral FGPIOB base pointer */
#define FGPIOB
                                                 ((FGPIO Type
*) FGPIOB BASE)
#define FGPIOB BASE PTR
                                                 (FGPIOB)
/** Peripheral FGPIOC base address */
#define FGPIOC BASE
                                                 (0xF80FF080u)
/** Peripheral FGPIOC base pointer */
#define FGPIOC
                                                 ((FGPIO Type
*) FGPIOC BASE)
#define FGPIOC BASE PTR
                                                 (FGPIOC)
/** Peripheral FGPIOD base address */
#define FGPIOD BASE
                                                 (0xF80FF0C0u)
/** Peripheral FGPIOD base pointer */
#define FGPIOD
                                                 ((FGPIO Type
*) FGPIOD BASE)
#define FGPIOD BASE PTR
                                                 (FGPIOD)
/** Peripheral FGPIOE base address */
#define FGPIOE BASE
                                                 (0xF80FF100u)
/** Peripheral FGPIOE base pointer */
#define FGPIOE
                                                 ((FGPIO Type
*) FGPIOE BASE)
#define FGPIOE BASE PTR
                                                (FGPIOE)
/** Array initializer of FGPIO peripheral base addresses */
#define FGPIO BASE ADDRS
                                                { FGPIOA BASE,
FGPIOB BASE, FGPIOC BASE, FGPIOD BASE, FGPIOE BASE }
/** Array initializer of FGPIO peripheral base pointers */
#define FGPIO BASE PTRS
                                                { FGPIOA, FGPIOB,
FGPIOC, FGPIOD, FGPIOE }
/* -----
  -- FGPIO - Register accessor macros
---- */
/*!
* @addtogroup FGPIO Register Accessor Macros FGPIO - Register accessor
macros
 * @ {
 */
/* FGPIO - Register instance definitions */
/* FGPIOA */
#define FGPIOA PDOR
                                                FGPIO PDOR REG(FGPIOA)
#define FGPIOA PSOR
                                                FGPIO PSOR REG(FGPIOA)
#define FGPIOA PCOR
                                                FGPIO PCOR REG(FGPIOA)
#define FGPIOA PTOR
                                                FGPIO PTOR REG(FGPIOA)
```

/ / end of group FGPIO Register Masks */

```
FGPIO PDIR REG(FGPIOA)
#define FGPIOA PDIR
                                                FGPIO PDDR REG(FGPIOA)
#define FGPIOA PDDR
/* FGPIOB */
#define FGPIOB PDOR
                                                FGPIO PDOR REG(FGPIOB)
#define FGPIOB PSOR
                                                FGPIO PSOR REG(FGPIOB)
                                                FGPIO PCOR REG(FGPIOB)
#define FGPIOB PCOR
                                                FGPIO PTOR REG(FGPIOB)
#define FGPIOB PTOR
#define FGPIOB PDIR
                                                FGPIO PDIR REG(FGPIOB)
#define FGPIOB PDDR
                                                FGPIO PDDR REG(FGPIOB)
/* FGPIOC */
#define FGPIOC PDOR
                                                FGPIO PDOR REG(FGPIOC)
#define FGPIOC_PSOR
                                                FGPIO PSOR REG(FGPIOC)
#define FGPIOC PCOR
                                                FGPIO PCOR REG(FGPIOC)
#define FGPIOC PTOR
                                                FGPIO PTOR REG(FGPIOC)
#define FGPIOC PDIR
                                                FGPIO PDIR REG(FGPIOC)
#define FGPIOC PDDR
                                                FGPIO_PDDR_REG(FGPIOC)
/* FGPIOD */
#define FGPIOD PDOR
                                                FGPIO PDOR REG(FGPIOD)
                                                FGPIO PSOR REG(FGPIOD)
#define FGPIOD PSOR
                                                FGPIO PCOR REG(FGPIOD)
#define FGPIOD PCOR
#define FGPIOD PTOR
                                                FGPIO PTOR REG(FGPIOD)
#define FGPIOD PDIR
                                                FGPIO PDIR REG(FGPIOD)
#define FGPIOD PDDR
                                                FGPIO PDDR REG(FGPIOD)
/* FGPIOE */
#define FGPIOE PDOR
                                                FGPIO PDOR REG(FGPIOE)
#define FGPIOE PSOR
                                                FGPIO PSOR REG(FGPIOE)
#define FGPIOE PCOR
                                                FGPIO PCOR REG(FGPIOE)
                                                FGPIO PTOR REG(FGPIOE)
#define FGPIOE PTOR
#define FGPIOE PDIR
                                                FGPIO PDIR REG(FGPIOE)
#define FGPIOE PDDR
                                                FGPIO PDDR REG(FGPIOE)
/*!
* @ }
*/ /* end of group FGPIO Register Accessor Macros */
/*!
 * @ }
*/ /* end of group FGPIO Peripheral Access Layer */
/* -----
  -- FTFA Peripheral Access Layer
_____ */
/*!
* @addtogroup FTFA Peripheral Access Layer FTFA Peripheral Access Layer
* @ {
*/
/** FTFA - Register Layout Typedef */
typedef struct {
 IO uint8 t FSTAT;
                                                  /**< Flash Status
Register, offset: 0x0 */
                                                  /**< Flash
 IO uint8 t FCNFG;
Configuration Register, offset: 0x1 */
                                                  /**< Flash Security
  I uint8 t FSEC;
Register, offset: 0x2 */
```

```
/**< Flash Option
  __I uint8_t FOPT;
Register, offset: 0x3 */
  __IO uint8_t FCCOB3;
                                                 /**< Flash Common
Command Object Registers, offset: 0x4 */
  IO uint8 t FCCOB2;
                                                 /**< Flash Common
Command Object Registers, offset: 0x5 */
                                                 /**< Flash Common
  IO uint8 t FCCOB1;
Command Object Registers, offset: 0x6 */
  IO uint8 t FCCOB0;
                                                /**< Flash Common
Command Object Registers, offset: 0x7 */
  IO uint8 t FCCOB7;
                                                /**< Flash Common
Command Object Registers, offset: 0x8 */
  IO uint8 t FCCOB6;
                                                 /**< Flash Common
Command Object Registers, offset: 0x9 */
                                                 /**< Flash Common
  IO uint8 t FCCOB5;
Command Object Registers, offset: 0xA */
  _IO uint8_t FCCOB4;
                                                /**< Flash Common
Command Object Registers, offset: 0xB */
  IO uint8 t FCCOBB;
                                                /**< Flash Common
Command Object Registers, offset: 0xC */
  IO uint8 t FCCOBA;
                                                 /**< Flash Common
Command Object Registers, offset: 0xD */
                                                 /**< Flash Common
  IO uint8 t FCCOB9;
Command Object Registers, offset: 0xE */
  IO uint8 t FCCOB8;
                                                /**< Flash Common
Command Object Registers, offset: 0xF */
 IO uint8 t FPROT3;
                                                /**< Program Flash
Protection Registers, offset: 0x10 */
  IO uint8 t FPROT2;
                                                /**< Program Flash
Protection Registers, offset: 0x11 */
                                                /**< Program Flash
   IO uint8 t FPROT1;
Protection Registers, offset: 0x12 */
  IO uint8 t FPROT0;
                                                /**< Program Flash
Protection Registers, offset: 0x13 */
} FTFA Type, *FTFA MemMapPtr;
/* -----
  -- FTFA - Register accessor macros
  ______
---- */
/*!
* @addtogroup FTFA Register Accessor Macros FTFA - Register accessor
macros
* @ {
*/
/* FTFA - Register accessors */
#define FTFA FSTAT REG(base)
                                               ((base)->FSTAT)
#define FTFA FCNFG REG(base)
                                               ((base)->FCNFG)
#define FTFA_FSEC_REG(base)
                                               ((base)->FSEC)
#define FTFA_FOPT_REG(base)
                                               ((base)->FOPT)
#define FTFA FCCOB3 REG(base)
                                               ((base)->FCCOB3)
#define FTFA FCCOB2 REG(base)
                                               ((base)->FCCOB2)
#define FTFA FCCOB1 REG(base)
                                               ((base)->FCCOB1)
#define FTFA FCCOB0 REG(base)
                                               ((base)->FCCOB0)
#define FTFA FCCOB7 REG(base)
                                               ((base)->FCCOB7)
#define FTFA FCCOB6 REG(base)
                                               ((base)->FCCOB6)
```

```
#define FTFA FCCOB5 REG(base)
                                                 ((base)->FCCOB5)
#define FTFA FCCOB4 REG(base)
                                                 ((base)->FCCOB4)
#define FTFA_FCCOBB_REG(base)
                                                ((base)->FCCOBB)
#define FTFA_FCCOBA_REG(base)
                                                ((base)->FCCOBA)
#define FTFA FCCOB9 REG(base)
                                                ((base)->FCCOB9)
#define FTFA FCCOB8 REG(base)
                                                ((base)->FCCOB8)
#define FTFA FPROT3 REG(base)
                                                ((base)->FPROT3)
#define FTFA FPROT2 REG(base)
                                                ((base) ->FPROT2)
                                                ((base)->FPROT1)
#define FTFA FPROT1 REG(base)
#define FTFA FPROTO REG(base)
                                                ((base) ->FPROT0)
/*!
* (a)
 */ /* end of group FTFA Register Accessor Macros */
  -- FTFA Register Masks
  ______
/*!
 * @addtogroup FTFA Register Masks FTFA Register Masks
 * @ {
 */
/* FSTAT Bit Fields */
#define FTFA FSTAT MGSTAT0 MASK
                                                0x1u
#define FTFA FSTAT MGSTAT0 SHIFT
#define FTFA FSTAT MGSTAT0 WIDTH
#define FTFA FSTAT MGSTAT0(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FSTAT MGSTAT0 SHIFT))&FTFA FSTAT MGSTAT0
MASK)
#define FTFA FSTAT FPVIOL MASK
                                                0x10u
#define FTFA FSTAT FPVIOL SHIFT
                                                4
#define FTFA FSTAT FPVIOL WIDTH
                                                1
#define FTFA_FSTAT_FPVIOL(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FSTAT FPVIOL SHIFT))&FTFA FSTAT FPVIOL M
ASK)
#define FTFA FSTAT ACCERR MASK
                                                0x20u
#define FTFA FSTAT ACCERR SHIFT
#define FTFA FSTAT ACCERR WIDTH
                                                1
#define FTFA FSTAT ACCERR(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FSTAT ACCERR SHIFT))&FTFA FSTAT ACCERR M
ASK)
                                                0x40u
#define FTFA FSTAT RDCOLERR MASK
#define FTFA FSTAT RDCOLERR SHIFT
                                                6
#define FTFA FSTAT RDCOLERR WIDTH
#define FTFA FSTAT RDCOLERR(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FSTAT RDCOLERR SHIFT))&FTFA FSTAT RDCOLE
RR MASK)
#define FTFA FSTAT CCIF MASK
                                                0x80u
#define FTFA_FSTAT_CCIF_SHIFT
#define FTFA FSTAT CCIF WIDTH
#define FTFA FSTAT CCIF(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FSTAT CCIF SHIFT))&FTFA FSTAT CCIF MASK)
/* FCNFG Bit Fields */
#define FTFA FCNFG ERSSUSP MASK
                                                0x10u
#define FTFA FCNFG ERSSUSP SHIFT
                                                4
```

```
#define FTFA FCNFG ERSSUSP WIDTH
                                                  1
#define FTFA FCNFG ERSSUSP(x)
(((uint8_t)(((uint8_t)(x))<<FTFA_FCNFG_ERSSUSP_SHIFT))&FTFA_FCNFG_ERSSUSP
MASK)
#define FTFA FCNFG ERSAREQ MASK
                                                  0 \times 2.011
#define FTFA FCNFG ERSAREQ SHIFT
                                                  5
#define FTFA FCNFG ERSAREQ WIDTH
                                                  1
#define FTFA FCNFG ERSAREO(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FCNFG ERSAREQ SHIFT))&FTFA FCNFG ERSAREQ
MASK)
#define FTFA FCNFG RDCOLLIE MASK
                                                  0x40u
#define FTFA_FCNFG_RDCOLLIE_SHIFT
                                                  6
#define FTFA FCNFG RDCOLLIE WIDTH
#define FTFA FCNFG RDCOLLIE(x)
(((uint8 t)(((uint8 t)(x)) << FTFA FCNFG RDCOLLIE SHIFT))&FTFA FCNFG RDCOLL
IE MASK)
#define FTFA FCNFG CCIE MASK
                                                  0x80u
#define FTFA FCNFG CCIE SHIFT
                                                  7
#define FTFA FCNFG CCIE WIDTH
                                                  1
#define FTFA FCNFG CCIE(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FCNFG CCIE SHIFT))&FTFA FCNFG CCIE MASK)
/* FSEC Bit Fields */
#define FTFA FSEC SEC MASK
                                                  0x3u
#define FTFA FSEC SEC SHIFT
                                                  0
#define FTFA FSEC SEC WIDTH
                                                  2
#define FTFA_FSEC_SEC(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FSEC SEC SHIFT))&FTFA FSEC SEC MASK)
#define FTFA FSEC FSLACC MASK
                                                  0xCu
#define FTFA FSEC FSLACC SHIFT
                                                  2
#define FTFA FSEC FSLACC WIDTH
#define FTFA FSEC FSLACC(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FSEC FSLACC SHIFT))&FTFA FSEC FSLACC MAS
#define FTFA FSEC MEEN MASK
                                                  0x30u
#define FTFA FSEC MEEN SHIFT
                                                  4
#define FTFA FSEC MEEN WIDTH
#define FTFA FSEC MEEN(x)
(((uint8_t)(((uint8_t)(x))<<FTFA_FSEC_MEEN_SHIFT))&FTFA_FSEC_MEEN_MASK)
#define FTFA FSEC KEYEN MASK
                                                  0xC0u
#define FTFA FSEC KEYEN SHIFT
                                                  6
                                                  2
#define FTFA FSEC KEYEN WIDTH
#define FTFA FSEC KEYEN(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FSEC KEYEN SHIFT))&FTFA FSEC KEYEN MASK)
/* FOPT Bit Fields */
#define FTFA FOPT OPT MASK
                                                  0xFFu
#define FTFA_FOPT_OPT_SHIFT
                                                  \cap
#define FTFA FOPT OPT WIDTH
#define FTFA FOPT OPT(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FOPT OPT SHIFT))&FTFA FOPT OPT MASK)
/* FCCOB3 Bit Fields */
#define FTFA FCCOB3 CCOBn MASK
                                                  0×FF11
#define FTFA FCCOB3 CCOBn SHIFT
                                                  0
#define FTFA FCCOB3_CCOBn_WIDTH
                                                  8
#define FTFA_FCCOB3_CCOBn(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FCCOB3 CCOBn SHIFT))&FTFA FCCOB3 CCOBn M
/* FCCOB2 Bit Fields */
#define FTFA FCCOB2 CCOBn MASK
                                                  0xFFu
#define FTFA FCCOB2 CCOBn SHIFT
                                                  0
#define FTFA FCCOB2 CCOBn WIDTH
                                                  8
```

```
#define FTFA FCCOB2 CCOBn(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FCCOB2 CCOBn SHIFT))&FTFA FCCOB2 CCOBn M
ASK)
/* FCCOB1 Bit Fields */
#define FTFA FCCOB1 CCOBn MASK
                                                  0×FF11
#define FTFA FCCOB1 CCOBn SHIFT
                                                  \cap
#define FTFA FCCOB1 CCOBn WIDTH
                                                  8
#define FTFA FCCOB1 CCOBn(x)
(((uint8_t)(((uint8_t)(x))<<FTFA FCCOB1 CCOBn SHIFT))&FTFA FCCOB1 CCOBn M
ASK)
/* FCCOB0 Bit Fields */
#define FTFA FCCOB0 CCOBn MASK
                                                  0xFFu
#define FTFA FCCOB0 CCOBn SHIFT
#define FTFA FCCOBO CCOBn WIDTH
                                                  8
#define FTFA FCCOB0 CCOBn(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FCCOBO CCOBn SHIFT))&FTFA FCCOBO CCOBn M
ASK)
/* FCCOB7 Bit Fields */
#define FTFA FCCOB7 CCOBn MASK
                                                  0xFFu
#define FTFA FCCOB7 CCOBn SHIFT
#define FTFA_FCCOB7_CCOBn_WIDTH
#define FTFA FCCOB7 CCOBn(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FCCOB7 CCOBn SHIFT))&FTFA FCCOB7 CCOBn M
/* FCCOB6 Bit Fields */
#define FTFA FCCOB6 CCOBn MASK
                                                  0xFFu
#define FTFA FCCOB6 CCOBn SHIFT
                                                  \cap
#define FTFA FCCOB6 CCOBn WIDTH
                                                  8
#define FTFA FCCOB6 CCOBn(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FCCOB6 CCOBn SHIFT))&FTFA FCCOB6 CCOBn M
ASK)
/* FCCOB5 Bit Fields */
#define FTFA FCCOB5 CCOBn MASK
                                                  0xFFu
#define FTFA FCCOB5 CCOBn SHIFT
#define FTFA FCCOB5 CCOBn WIDTH
                                                  8
#define FTFA FCCOB5 CCOBn(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FCCOB5 CCOBn SHIFT))&FTFA FCCOB5 CCOBn M
ASK)
/* FCCOB4 Bit Fields */
                                                  0xFFu
#define FTFA FCCOB4 CCOBn MASK
#define FTFA FCCOB4 CCOBn SHIFT
                                                  0
#define FTFA FCCOB4 CCOBn WIDTH
                                                  8
#define FTFA FCCOB4 CCOBn(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FCCOB4 CCOBn SHIFT))&FTFA FCCOB4 CCOBn M
/* FCCOBB Bit Fields */
                                                  0xFFu
#define FTFA FCCOBB CCOBn MASK
#define FTFA FCCOBB CCOBn SHIFT
                                                  \cap
#define FTFA FCCOBB CCOBn WIDTH
#define FTFA FCCOBB CCOBn(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FCCOBB CCOBn SHIFT))&FTFA FCCOBB CCOBn M
ASK)
/* FCCOBA Bit Fields */
#define FTFA FCCOBA CCOBn MASK
                                                  0xFFu
#define FTFA FCCOBA CCOBn SHIFT
                                                  \cap
#define FTFA FCCOBA CCOBn WIDTH
#define FTFA FCCOBA CCOBn(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FCCOBA CCOBn SHIFT))&FTFA FCCOBA CCOBn M
ASK)
/* FCCOB9 Bit Fields */
```

```
#define FTFA FCCOB9 CCOBn MASK
                                               0xFFu
#define FTFA FCCOB9 CCOBn SHIFT
#define FTFA_FCCOB9_CCOBn_WIDTH
#define FTFA_FCCOB9_CCOBn(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FCCOB9 CCOBn SHIFT))&FTFA FCCOB9 CCOBn M
ASK)
/* FCCOB8 Bit Fields */
#define FTFA FCCOB8 CCOBn MASK
                                                0xFFu
#define FTFA FCCOB8 CCOBn SHIFT
#define FTFA FCCOB8 CCOBn WIDTH
#define FTFA FCCOB8 CCOBn(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FCCOB8 CCOBn SHIFT))&FTFA FCCOB8 CCOBn M
ASK)
/* FPROT3 Bit Fields */
#define FTFA FPROT3 PROT MASK
                                                0xFFu
#define FTFA FPROT3 PROT SHIFT
#define FTFA FPROT3 PROT WIDTH
#define FTFA FPROT3 PROT(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FPROT3 PROT SHIFT))&FTFA FPROT3 PROT MAS
K)
/* FPROT2 Bit Fields */
#define FTFA FPROT2 PROT MASK
                                                OxFF11
#define FTFA FPROT2 PROT SHIFT
                                                \cap
#define FTFA FPROT2 PROT WIDTH
                                                8
#define FTFA FPROT2 PROT(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FPROT2 PROT SHIFT))&FTFA FPROT2 PROT MAS
K)
/* FPROT1 Bit Fields */
#define FTFA FPROT1 PROT MASK
                                                0xFFu
#define FTFA FPROT1 PROT SHIFT
#define FTFA FPROT1 PROT WIDTH
#define FTFA FPROT1 PROT(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FPROT1 PROT SHIFT))&FTFA FPROT1 PROT MAS
K)
/* FPROTO Bit Fields */
#define FTFA FPROTO PROT MASK
                                                0×FF11
#define FTFA FPROTO PROT SHIFT
#define FTFA_FPROT0_PROT_WIDTH
#define FTFA FPROTO PROT(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FPROTO PROT SHIFT))&FTFA FPROTO PROT MAS
K)
/*!
* @ }
 */ /* end of group FTFA Register Masks */
/* FTFA - Peripheral instance base addresses */
/** Peripheral FTFA base address */
#define FTFA BASE
                                                (0x40020000u)
/** Peripheral FTFA base pointer */
#define FTFA
                                                ((FTFA Type *)FTFA BASE)
#define FTFA BASE PTR
                                                (FTFA)
/** Array initializer of FTFA peripheral base addresses */
                                               { FTFA BASE }
#define FTFA BASE ADDRS
/** Array initializer of FTFA peripheral base pointers */
#define FTFA BASE PTRS
                                               { FTFA }
/* -----
_____
```

```
-- FTFA - Register accessor macros
---- */
/ * !
 * @addtogroup FTFA Register Accessor Macros FTFA - Register accessor
 * @ {
 * /
/* FTFA - Register instance definitions */
/* FTFA */
#define FTFA FSTAT
                                                  FTFA FSTAT REG(FTFA)
#define FTFA FCNFG
                                                  FTFA FCNFG REG(FTFA)
#define FTFA FSEC
                                                  FTFA FSEC REG(FTFA)
#define FTFA FOPT
                                                  FTFA FOPT REG(FTFA)
#define FTFA FCCOB3
                                                  FTFA FCCOB3 REG(FTFA)
#define FTFA FCCOB2
                                                  FTFA FCCOB2 REG(FTFA)
#define FTFA FCCOB1
                                                  FTFA FCCOB1 REG(FTFA)
#define FTFA FCCOB0
                                                  FTFA FCCOBO REG(FTFA)
#define FTFA FCCOB7
                                                  FTFA FCCOB7 REG(FTFA)
#define FTFA FCCOB6
                                                  FTFA FCCOB6 REG(FTFA)
#define FTFA FCCOB5
                                                  FTFA FCCOB5 REG(FTFA)
#define FTFA FCCOB4
                                                  FTFA FCCOB4 REG(FTFA)
#define FTFA FCCOBB
                                                  FTFA FCCOBB REG(FTFA)
#define FTFA FCCOBA
                                                  FTFA FCCOBA REG(FTFA)
#define FTFA FCCOB9
                                                  FTFA FCCOB9 REG(FTFA)
#define FTFA FCCOB8
                                                  FTFA FCCOB8 REG(FTFA)
#define FTFA FPROT3
                                                  FTFA FPROT3 REG(FTFA)
#define FTFA FPROT2
                                                  FTFA FPROT2 REG(FTFA)
#define FTFA FPROT1
                                                  FTFA FPROT1 REG(FTFA)
#define FTFA FPROTO
                                                  FTFA FPROTO REG(FTFA)
/*!
 * @ }
 */ /* end of group FTFA Register Accessor Macros */
/*!
 * @ }
 */ /* end of group FTFA Peripheral Access Layer */
   -- GPIO Peripheral Access Layer
---- */
 * @addtogroup GPIO Peripheral Access Layer GPIO Peripheral Access Layer
 * @ {
 * /
/** GPIO - Register Layout Typedef */
typedef struct {
 IO uint32 t PDOR;
                                                   /**< Port Data Output
Register, offset: 0x0 */
```

```
O uint32 t PSOR;
                                               /**< Port Set Output
Register, offset: 0x4 */
 O uint32 t PCOR;
                                               /**< Port Clear Output
Register, offset: 0x8 */
  O uint32 t PTOR;
                                               /**< Port Toggle
Output Register, offset: 0xC */
 I uint32 t PDIR;
                                               /**< Port Data Input
Register, offset: 0x10 */
  IO uint32 t PDDR;
                                               /**< Port Data
Direction Register, offset: 0x14 */
} GPIO Type, *GPIO MemMapPtr;
/* -----
_____
  -- GPIO - Register accessor macros
---- */
/*!
* @addtogroup GPIO Register Accessor Macros GPIO - Register accessor
macros
* @ {
*/
/* GPIO - Register accessors */
#define GPIO PDOR REG(base)
                                             ((base)->PDOR)
#define GPIO PSOR REG(base)
                                             ((base)->PSOR)
#define GPIO PCOR REG(base)
                                             ((base)->PCOR)
#define GPIO PTOR REG(base)
                                             ((base) ->PTOR)
#define GPIO PDIR REG(base)
                                             ((base)->PDIR)
#define GPIO PDDR REG(base)
                                             ((base)->PDDR)
/*!
* @ }
*/ /* end of group GPIO Register Accessor Macros */
_____
  -- GPIO Register Masks
  ______
---- */
 * @addtogroup GPIO Register Masks GPIO Register Masks
 * @ {
*/
/* PDOR Bit Fields */
#define GPIO PDOR PDO MASK
                                             (14444444×0
#define GPIO PDOR PDO SHIFT
#define GPIO_PDOR_PDO_WIDTH
                                             32
#define GPIO_PDOR_PDO(x)
(((uint32 t) (((uint32 t)(x)) << GPIO PDOR PDO SHIFT)) & GPIO PDOR PDO MASK)
/* PSOR Bit Fields */
#define GPIO PSOR PTSO MASK
                                             0xFFFFFFFFu
#define GPIO PSOR PTSO SHIFT
#define GPIO PSOR PTSO WIDTH
                                             32
```

```
#define GPIO_PSOR_PTSO(x)
(((uint32 t)(((uint32 t)(x))<<GPIO PSOR PTSO SHIFT))&GPIO PSOR PTSO MASK)
/* PCOR Bit Fields */
#define GPIO_PCOR_PTCO_MASK
                                                  0xFFFFFFFFu
#define GPIO PCOR PTCO SHIFT
                                                  32
#define GPIO PCOR PTCO WIDTH
#define GPIO PCOR PTCO(x)
(((uint32 t)(((uint32 t)(x))<<GPIO PCOR PTCO SHIFT))&GPIO PCOR PTCO MASK)
/* PTOR Bit Fields */
#define GPIO_PTOR_PTTO_MASK
                                                  0xFFFFFFFu
#define GPIO PTOR PTTO SHIFT
                                                  \cap
#define GPIO_PTOR_PTTO_WIDTH
                                                  32
#define GPIO PTOR PTTO(x)
(((uint32 t)(((uint32 t)(x))<<GPIO PTOR PTTO SHIFT))&GPIO PTOR PTTO MASK)
/* PDIR Bit Fields */
#define GPIO PDIR PDI MASK
                                                  0xFFFFFFFu
#define GPIO PDIR PDI SHIFT
                                                  0
#define GPIO PDIR PDI WIDTH
                                                  32
#define GPIO PDIR PDI(x)
(((uint32 t)(((uint32 t)(x))<<GPIO PDIR PDI SHIFT))&GPIO PDIR PDI MASK)
/* PDDR Bit Fields */
#define GPIO PDDR PDD MASK
                                                  0xFFFFFFFFu
#define GPIO PDDR PDD SHIFT
                                                  \cap
                                                  32
#define GPIO PDDR PDD WIDTH
#define GPIO PDDR PDD(x)
(((uint32 t)(((uint32 t)(x)) << GPIO PDDR PDD SHIFT)) & GPIO PDDR PDD MASK)
/*!
* @}
*/ /* end of group GPIO Register Masks */
/* GPIO - Peripheral instance base addresses */
/** Peripheral GPIOA base address */
                                                   (0x400FF000u)
#define GPIOA BASE
/** Peripheral GPIOA base pointer */
#define GPIOA
                                                   ((GPIO Type
*)GPIOA_BASE)
#define GPIOA BASE PTR
                                                   (GPIOA)
/** Peripheral GPIOB base address */
#define GPIOB BASE
                                                   (0x400FF040u)
/** Peripheral GPIOB base pointer */
#define GPIOB
                                                   ((GPIO Type
*)GPIOB BASE)
#define GPIOB BASE PTR
                                                   (GPIOB)
/** Peripheral GPIOC base address */
#define GPIOC BASE
                                                   (0x400FF080u)
/** Peripheral GPIOC base pointer */
#define GPIOC
                                                   ((GPIO Type
*)GPIOC BASE)
#define GPIOC BASE PTR
                                                   (GPIOC)
/** Peripheral GPIOD base address */
#define GPIOD BASE
                                                   (0x400FF0C0u)
/** Peripheral GPIOD base pointer */
#define GPIOD
                                                  ((GPIO Type
*)GPIOD BASE)
#define GPIOD BASE PTR
                                                   (GPIOD)
/** Peripheral GPIOE base address */
#define GPIOE BASE
                                                   (0x400FF100u)
/** Peripheral GPIOE base pointer */
```

```
#define GPIOE
                                               ((GPIO_Type
*)GPIOE BASE)
#define GPIOE BASE PTR
                                               (GPIOE)
/** Array initializer of GPIO peripheral base addresses */
#define GPIO BASE ADDRS
                                               { GPIOA BASE,
GPIOB BASE, GPIOC BASE, GPIOD BASE, GPIOE BASE }
/** Array initializer of GPIO peripheral base pointers */
#define GPIO BASE PTRS
                                               { GPIOA, GPIOB, GPIOC,
GPIOD, GPIOE }
/* -----
  -- GPIO - Register accessor macros
  ______
---- */
 * @addtogroup GPIO Register Accessor Macros GPIO - Register accessor
macros
* @ {
 */
/* GPIO - Register instance definitions */
/* GPIOA */
#define GPIOA PDOR
                                               GPIO PDOR REG(GPIOA)
#define GPIOA PSOR
                                               GPIO PSOR REG(GPIOA)
#define GPIOA PCOR
                                               GPIO PCOR REG(GPIOA)
#define GPIOA PTOR
                                               GPIO PTOR REG(GPIOA)
                                               GPIO_PDIR REG(GPIOA)
#define GPIOA PDIR
#define GPIOA_PDDR
                                               GPIO PDDR REG(GPIOA)
/* GPIOB */
#define GPIOB PDOR
                                               GPIO PDOR REG(GPIOB)
#define GPIOB PSOR
                                               GPIO PSOR REG(GPIOB)
                                               GPIO PCOR REG(GPIOB)
#define GPIOB PCOR
#define GPIOB PTOR
                                               GPIO PTOR REG(GPIOB)
#define GPIOB PDIR
                                               GPIO PDIR REG(GPIOB)
#define GPIOB PDDR
                                               GPIO PDDR REG(GPIOB)
/* GPIOC */
                                               GPIO PDOR REG(GPIOC)
#define GPIOC PDOR
#define GPIOC PSOR
                                               GPIO PSOR REG(GPIOC)
#define GPIOC PCOR
                                               GPIO PCOR REG(GPIOC)
#define GPIOC PTOR
                                               GPIO PTOR REG(GPIOC)
#define GPIOC PDIR
                                               GPIO PDIR REG(GPIOC)
#define GPIOC_PDDR
                                               GPIO PDDR REG(GPIOC)
/* GPIOD */
#define GPIOD PDOR
                                               GPIO PDOR REG(GPIOD)
#define GPIOD PSOR
                                               GPIO PSOR REG(GPIOD)
#define GPIOD PCOR
                                               GPIO PCOR REG(GPIOD)
#define GPIOD PTOR
                                               GPIO PTOR REG(GPIOD)
#define GPIOD PDIR
                                               GPIO PDIR REG(GPIOD)
#define GPIOD PDDR
                                               GPIO PDDR REG(GPIOD)
/* GPIOE */
#define GPIOE PDOR
                                               GPIO PDOR REG(GPIOE)
#define GPIOE PSOR
                                               GPIO PSOR REG(GPIOE)
#define GPIOE PCOR
                                               GPIO PCOR REG(GPIOE)
                                               GPIO PTOR REG(GPIOE)
#define GPIOE PTOR
#define GPIOE PDIR
                                               GPIO PDIR REG(GPIOE)
#define GPIOE PDDR
                                               GPIO PDDR REG(GPIOE)
```

```
/*!
* @ }
 */ /* end of group GPIO_Register_Accessor_Macros */
/*!
* @ }
*/ /* end of group GPIO Peripheral Access Layer */
/* -----
_____
  -- I2C Peripheral Access Layer
  ______
---- */
/*!
* @addtogroup I2C Peripheral Access Layer I2C Peripheral Access Layer
* @ {
*/
/** I2C - Register Layout Typedef */
typedef struct {
                                           /**< I2C Address
 IO uint8 t A1;
Register 1, offset: 0x0 */
 IO uint8 t F;
                                           /**< I2C Frequency
Divider register, offset: 0x1 */
 IO uint8 t C1;
                                           /**< I2C Control
Register 1, offset: 0x2 */
                                           /**< I2C Status
  IO uint8 t S;
register, offset: 0x3 */
                                           /**< I2C Data I/O
 IO uint8 t D;
register, offset: 0x4 */
                                           /**< I2C Control
 IO uint8 t C2;
Register 2, offset: 0x5 */
                                           /**< I2C Programmable</pre>
  IO uint8 t FLT;
Input Glitch Filter register, offset: 0x6 */
 __IO uint8_t RA;
                                           /**< I2C Range Address
register, offset: 0x7 */
                                           /**< I2C SMBus Control
  IO uint8 t SMB;
and Status register, offset: 0x8 */
  IO uint8 t A2;
                                           /**< I2C Address
Register 2, offset: 0x9 */
  IO uint8 t SLTH;
                                          /**< I2C SCL Low
Timeout Register High, offset: 0xA */
                                           /**< I2C SCL Low
  __IO uint8_t SLTL;
Timeout Register Low, offset: 0xB */
} I2C Type, *I2C MemMapPtr;
/* -----
  -- I2C - Register accessor macros
  ______
---- */
/*!
* @addtogroup I2C Register Accessor Macros I2C - Register accessor
macros
* @ {
 */
```

```
/* I2C - Register accessors */
                                                    ((base)->A1)
#define I2C_A1_REG(base)
                                                    ((base)->F)
#define I2C_F_REG(base)
#define I2C_C1_REG(base)
                                                    ((base) ->C1)
#define I2C S REG(base)
                                                    ((base) ->S)
#define I2C D REG(base)
                                                    ((base)->D)
#define I2C C2 REG(base)
                                                    ((base) -> C2)
#define I2C FLT REG(base)
                                                    ((base) ->FLT)
#define I2C_RA_REG(base)
                                                    ((base) -> RA)
#define I2C_SMB_REG(base)
                                                    ((base) ->SMB)
#define I2C_A2_REG(base)
                                                    ((base) \rightarrow A2)
#define I2C SLTH REG(base)
                                                    ((base)->SLTH)
#define I2C SLTL REG(base)
                                                    ((base)->SLTL)
/*!
* @ }
^{*}/ /* end of group I2C Register Accessor Macros ^{*}/
   -- I2C Register Masks
---- */
/*!
 * @addtogroup I2C Register Masks I2C Register Masks
 * @ {
*/
/* A1 Bit Fields */
#define I2C A1 AD MASK
                                                   0xFEu
#define I2C A1 AD SHIFT
                                                   1
#define I2C_A1_AD_WIDTH
#define I2C_A1_AD(x)
(((uint8_t)(((uint8_t)(x))<<I2C_A1_AD_SHIFT))&I2C_A1_AD_MASK)
/* F Bit Fields */
#define I2C F ICR MASK
                                                   0x3Fu
#define I2C F ICR SHIFT
                                                   0
#define I2C F ICR WIDTH
#define I2C F ICR(x)
(((uint8 t)(((uint8 t)(x))<<I2C F ICR SHIFT))&I2C F ICR MASK)
#define I2C_F_MULT_MASK
                                                   0xC0u
#define I2C_F_MULT_SHIFT
                                                   6
#define I2C_F_MULT_WIDTH
#define I2C F MULT(x)
(((uint8 t)(((uint8 t)(x))<<I2C F MULT SHIFT))&I2C F MULT MASK)
/* C1 Bit Fields */
#define I2C C1 DMAEN MASK
                                                   0×111
#define I2C C1 DMAEN SHIFT
                                                   0
#define I2C_C1_DMAEN_WIDTH
#define I2C_C1_DMAEN(x)
(((uint8_t)(((uint8_t)(x)) << I2C_C1_DMAEN_SHIFT)) & I2C_C1_DMAEN_MASK)
#define I2C C1 WUEN MASK
                                                   0x2u
                                                   1
#define I2C C1 WUEN SHIFT
#define I2C C1 WUEN WIDTH
#define I2C C1 WUEN(x)
(((uint8 t)(((uint8 t)(x)) << I2C C1 WUEN SHIFT)) & I2C C1 WUEN MASK)
```

```
0x4u
#define I2C C1 RSTA MASK
#define I2C C1 RSTA SHIFT
                                                    2
#define I2C_C1_RSTA_WIDTH
                                                    1
#define I2C_C1_RSTA(x)
(((uint8 t)(((uint8 t)(x)) << I2C C1 RSTA SHIFT)) & I2C C1 RSTA MASK)
#define I2C C1 TXAK MASK
                                                   0x8u
#define I2C C1 TXAK SHIFT
                                                    3
#define I2C C1 TXAK WIDTH
                                                   1
#define I2C C1 TXAK(x)
(((uint8 t)(((uint8 t)(x)) << I2C C1 TXAK SHIFT)) & I2C C1 TXAK MASK)
#define I2C_C1_TX_MASK
                                                   0x10u
#define I2C_C1_TX_SHIFT
                                                    4
#define I2C C1 TX WIDTH
                                                    1
#define I2C_C1_TX(x)
(((uint8 t)(((uint8 t)(x))<<I2C C1 TX SHIFT))&I2C C1 TX MASK)
#define I2C C1 MST MASK
                                                   0x20u
#define I2C C1 MST SHIFT
                                                   5
#define I2C C1 MST WIDTH
                                                   1
#define I2C C1 MST(x)
(((uint8 t)(((uint8 t)(x))<<I2C C1 MST SHIFT))&I2C C1 MST MASK)
#define I2C C1 IICIE MASK
                                                   0x40u
#define I2C C1 IICIE SHIFT
                                                    6
#define I2C C1 IICIE WIDTH
                                                   1
#define I2C C1 IICIE(x)
(((uint8 t)(((uint8 t)(x)) << I2C C1 IICIE SHIFT)) & I2C C1 IICIE MASK)
                                                   0x80u
#define I2C C1 IICEN MASK
#define I2C C1 IICEN SHIFT
                                                    7
#define I2C C1 IICEN WIDTH
                                                   1
#define I2C C1 IICEN(x)
(((uint8 t)(((uint8 t)(x)) << I2C C1 IICEN SHIFT)) & I2C C1 IICEN MASK)
/* S Bit Fields */
#define I2C S RXAK MASK
                                                   0x1u
#define I2C S RXAK SHIFT
                                                   0
#define I2C S RXAK WIDTH
#define I2C S RXAK(x)
(((uint8 t)(((uint8 t)(x)) << I2C S RXAK SHIFT)) & I2C S RXAK MASK)
#define I2C_S_IICIF_MASK
                                                   0x2u
#define I2C_S_IICIF_SHIFT
                                                   1
                                                   1
#define I2C_S_IICIF_WIDTH
#define I2C S IICIF(x)
(((uint8 t)(((uint8 t)(x))<<I2C S IICIF SHIFT))&I2C S IICIF MASK)
#define I2C S SRW MASK
                                                   0x4u
#define I2C S SRW SHIFT
                                                   2
#define I2C_S_SRW_WIDTH
                                                    1
#define I2C_S_SRW(x)
(((uint8_t)(((uint8_t)(x)) << I2C_S_SRW_SHIFT)) & I2C S SRW MASK)
#define I2C S RAM MASK
                                                    0x8u
                                                    3
#define I2C S RAM SHIFT
#define I2C S RAM WIDTH
                                                    1
\#define I2C S RAM(x)
(((uint8 t)(((uint8 t)(x))<<I2C S RAM SHIFT))&I2C S RAM MASK)
#define I2C S ARBL MASK
                                                   0x10u
#define I2C_S_ARBL_SHIFT
                                                    4
#define I2C_S_ARBL_WIDTH
                                                   1
#define I2C S ARBL(x)
(((uint8 t) ((uint8 t) (x)) << I2C S ARBL SHIFT)) & I2C S ARBL MASK)
                                                   0x2\overline{0}u
#define I2C S BUSY MASK
#define I2C S BUSY SHIFT
                                                    5
#define I2C S BUSY WIDTH
                                                   1
```

```
#define I2C S BUSY(x)
(((uint8 t)(((uint8 t)(x))<<I2C S BUSY SHIFT))&I2C S BUSY MASK)
#define I2C_S_IAAS_MASK
                                                   0x40u
#define I2C_S_IAAS_SHIFT
                                                   6
#define I2C S IAAS WIDTH
                                                   1
#define I2C S IAAS(x)
(((uint8 t)(((uint8 t)(x))<<I2C S IAAS SHIFT))&I2C S IAAS MASK)
#define I2C S TCF MASK
                                                   0x80u
#define I2C S TCF SHIFT
                                                   7
#define I2C_S_TCF_WIDTH
                                                   1
#define I2C S TCF(x)
(((uint8 t)(((uint8 t)(x)) << I2C S TCF SHIFT)) & I2C S TCF MASK)
/* D Bit Fields */
#define I2C D DATA MASK
                                                   0xFFu
#define I2C D DATA SHIFT
                                                   0
#define I2C D DATA WIDTH
                                                   8
#define I2C D DATA(x)
(((uint8 t) (((uint8 t) (x)) << I2C D DATA SHIFT)) & I2C D DATA MASK)
/* C2 Bit Fields */
#define I2C C2 AD MASK
                                                   0x7u
#define I2C_C2_AD_SHIFT
                                                   0
                                                   3
#define I2C C2 AD WIDTH
#define I2C C2 AD(x)
(((uint8 t)(((uint8 t)(x))<<I2C C2 AD SHIFT))&I2C C2 AD MASK)
#define I2C C2 RMEN MASK
                                                   0x8u
#define I2C C2 RMEN SHIFT
                                                   3
#define I2C C2 RMEN WIDTH
                                                   1
#define I2C C2 RMEN(x)
(((uint8_t)(((uint8_t)(x))<<I2C C2 RMEN SHIFT))&I2C C2 RMEN MASK)
#define I2C C2 SBRC MASK
                                                   0x10u
                                                   4
#define I2C C2 SBRC SHIFT
#define I2C C2 SBRC WIDTH
#define I2C C2 SBRC(x)
(((uint8 t)(((uint8 t)(x))<<I2C C2 SBRC SHIFT))&I2C C2 SBRC MASK)
#define I2C C2 HDRS MASK
                                                   0x20u
#define I2C C2 HDRS SHIFT
                                                   5
#define I2C_C2_HDRS_WIDTH
                                                   1
#define I2C_C2_HDRS(x)
(((uint8 t)(((uint8 t)(x))<<I2C C2 HDRS SHIFT))&I2C C2 HDRS MASK)
#define I2C C2 ADEXT MASK
                                                   0x40u
#define I2C C2 ADEXT SHIFT
                                                   6
#define I2C C2 ADEXT WIDTH
                                                   1
#define I2C C2 ADEXT(x)
(((uint8 t)(((uint8 t)(x)) << I2C C2 ADEXT SHIFT)) & I2C C2 ADEXT MASK)
#define I2C_C2_GCAEN_MASK
                                                   0x80u
#define I2C_C2_GCAEN_SHIFT
                                                   7
#define I2C_C2_GCAEN_WIDTH
                                                   1
#define I2C C2 GCAEN(x)
(((uint8 t)(((uint8 t)(x))<<12C C2 GCAEN SHIFT))&12C C2 GCAEN MASK)
/* FLT Bit Fields */
#define I2C FLT FLT MASK
                                                   0×1F11
#define I2C FLT FLT SHIFT
                                                   0
#define I2C_FLT_FLT_WIDTH
                                                   5
#define I2C_FLT_FLT(x)
(((uint8 t)(((uint8 t)(x)) << I2C FLT FLT SHIFT)) & I2C FLT FLT MASK)
#define I2C FLT STOPIE MASK
                                                   0x20u
                                                   5
#define I2C FLT STOPIE SHIFT
#define I2C FLT STOPIE WIDTH
                                                   1
#define I2C FLT STOPIE(x)
(((uint8 t)(((uint8 t)(x)) << I2C FLT STOPIE SHIFT)) & I2C FLT STOPIE MASK)
```

```
#define I2C FLT STOPF MASK
                                                   0x40u
#define I2C FLT STOPF SHIFT
#define I2C_FLT_STOPF_WIDTH
#define I2C_FLT_STOPF(x)
                                                    1
(((uint8 t)(((uint8 t)(x)) << I2C FLT STOPF SHIFT)) & I2C FLT STOPF MASK)
#define I2C FLT SHEN MASK
                                                   0x80u
#define I2C FLT SHEN SHIFT
                                                    7
#define I2C FLT SHEN WIDTH
                                                   1
#define I2C FLT SHEN(x)
(((uint8 t) (((uint8 t)(x)) << I2C FLT SHEN SHIFT)) & I2C FLT SHEN MASK)
/* RA Bit Fields */
#define I2C_RA_RAD_MASK
                                                   0xFEu
#define I2C RA RAD SHIFT
                                                   1
#define I2C RA RAD WIDTH
\#define I2C RA RAD(x)
(((uint8 t)(((uint8 t)(x))<<12C RA RAD SHIFT))&12C RA RAD MASK)
/* SMB Bit Fields */
#define I2C SMB SHTF2IE MASK
                                                   0x1u
#define I2C SMB SHTF2IE SHIFT
                                                   0
#define I2C SMB SHTF2IE WIDTH
                                                   1
#define I2C SMB SHTF2IE(x)
(((uint8 t)(((uint8 t)(x)) << I2C SMB SHTF2IE SHIFT)) & I2C SMB SHTF2IE MASK)
#define I2C SMB SHTF2 MASK
                                                   0x2u
#define I2C SMB SHTF2 SHIFT
#define I2C SMB SHTF2 WIDTH
                                                   1
#define I2C SMB SHTF2(x)
(((uint8 t)(((uint8 t)(x)) \le I2C SMB SHTF2 SHIFT)) \& I2C SMB SHTF2 MASK)
#define I2C SMB SHTF1 MASK
                                                   0x4u
#define I2C_SMB_SHTF1_SHIFT
                                                    2
#define I2C_SMB_SHTF1_WIDTH
#define I2C SMB SHTF1(x)
(((uint8 t)(((uint8 t)(x))<<I2C SMB SHTF1 SHIFT))&I2C SMB SHTF1 MASK)
#define I2C SMB SLTF MASK
                                                   0x8u
#define I2C SMB SLTF SHIFT
                                                   3
#define I2C SMB SLTF WIDTH
                                                   1
#define I2C SMB SLTF(x)
(((uint8 t)(((uint8 t)(x)) \le SMB SLTF SHIFT)) \& I2C SMB SLTF MASK)
#define I2C_SMB_TCKSEL_MASK
                                                   0x10u
#define I2C_SMB_TCKSEL_SHIFT
                                                    4
                                                   1
#define I2C SMB TCKSEL WIDTH
#define I2C SMB TCKSEL(x)
(((uint8 t)(((uint8 t)(x)) << I2C SMB TCKSEL SHIFT)) & I2C SMB TCKSEL MASK)
#define I2C SMB SIICAEN MASK
                                                   0x20u
#define I2C SMB SIICAEN SHIFT
                                                    5
#define I2C_SMB_SIICAEN_WIDTH
#define I2C_SMB_SIICAEN(x)
(((uint8 t)(((uint8 t)(x)) << I2C SMB SIICAEN SHIFT)) & I2C SMB SIICAEN MASK)
#define I2C SMB ALERTEN MASK
                                                   0x40u
#define I2C SMB ALERTEN SHIFT
                                                    6
#define I2C SMB ALERTEN WIDTH
                                                   1
#define I2C SMB ALERTEN(x)
(((uint8 t)(((uint8 t)(x))<<I2C SMB ALERTEN SHIFT))&I2C SMB ALERTEN MASK)
#define I2C_SMB_FACK_MASK
                                                   0x80u
#define I2C_SMB_FACK_SHIFT
                                                   7
#define I2C_SMB_FACK_WIDTH
                                                   1
#define I2C SMB FACK(x)
(((uint8 t)(((uint8 t)(x)) << I2C SMB FACK SHIFT)) & I2C SMB FACK MASK)
/* A2 Bit Fields */
#define I2C A2 SAD MASK
                                                   0xFEu
#define I2C A2 SAD SHIFT
                                                   1
```

```
#define I2C A2 SAD WIDTH
#define I2C A2 SAD(x)
(((uint8 t)(((uint8 t)(x))<<I2C A2 SAD SHIFT))&I2C A2 SAD MASK)
/* SLTH Bit Fields */
#define I2C SLTH SSLT MASK
                                                 0×FF11
#define I2C SLTH SSLT SHIFT
                                                 \cap
#define I2C SLTH SSLT WIDTH
                                                 8
#define I2C SLTH SSLT(x)
(((uint8 t) (((uint8 t)(x)) << I2C SLTH SSLT SHIFT)) & I2C SLTH SSLT MASK)
/* SLTL Bit Fields */
#define I2C_SLTL_SSLT_MASK
#define I2C_SLTL_SSLT_SHIFT
                                                 0xFFu
                                                 0
#define I2C_SLTL_SSLT_WIDTH
#define I2C SLTL SSLT(x)
(((uint8 t)(((uint8 t)(x)) << I2C SLTL SSLT SHIFT)) & I2C SLTL SSLT MASK)
/*!
* @ }
*/ /* end of group I2C Register Masks */
/* I2C - Peripheral instance base addresses */
/** Peripheral I2C0 base address */
#define I2C0 BASE
                                                 (0x40066000u)
/** Peripheral I2C0 base pointer */
#define I2C0
                                                  ((I2C Type *)I2C0 BASE)
#define I2C0 BASE PTR
                                                 (I2CO)
/** Peripheral I2C1 base address */
#define I2C1 BASE
                                                 (0x40067000u)
/** Peripheral I2C1 base pointer */
#define I2C1
                                                 ((I2C Type *)I2C1 BASE)
#define I2C1 BASE PTR
/** Array initializer of I2C peripheral base addresses */
                                                { I2C0 BASE, I2C1 BASE }
#define I2C BASE ADDRS
/** Array initializer of I2C peripheral base pointers */
                                                { I2CO, I2C1 }
#define I2C BASE PTRS
  -- I2C - Register accessor macros
   ______
---- */
* @addtogroup I2C Register Accessor Macros I2C - Register accessor
macros
* @ {
 */
/* I2C - Register instance definitions */
/* I2C0 */
#define I2C0 A1
                                                 I2C A1 REG(I2C0)
#define I2C0 F
                                                 I2C_F_REG(I2C0)
                                                 I2C_C1_REG(I2C0)
#define I2C0 C1
#define I2C0 S
                                                 I2C S REG(I2C0)
#define I2C0 D
                                                 I2C D REG(I2C0)
#define I2C0 C2
                                                 I2C C2 REG(I2C0)
                                                 I2C FLT REG(I2C0)
#define I2C0 FLT
#define I2C0 RA
                                                 I2C RA REG(I2C0)
```

```
#define I2C0 SMB
                                              I2C SMB REG(I2C0)
#define I2C0 A2
                                              12C A2 REG(12C0)
#define I2C0_SLTH
                                              I2C_SLTH_REG(I2C0)
#define I2C0_SLTL
                                              I2C SLTL REG(I2C0)
/* I2C1 */
#define I2C1 A1
                                              I2C A1 REG(I2C1)
#define I2C1 F
                                              12C F REG(I2C1)
#define I2C1 C1
                                              I2C C1 REG(I2C1)
                                              12C S REG(12C1)
#define I2C1 S
#define I2C1 D
                                              I2C D REG(I2C1)
                                              12C C2 REG(12C1)
#define I2C1 C2
                                              i2C_FLT REG(I2C1)
#define I2C1 FLT
                                              I2C_RA_REG(I2C1)
#define I2C1 RA
                                             I2C SMB REG(I2C1)
#define I2C1 SMB
                                             I2C A2 REG(I2C1)
#define I2C1 A2
#define I2C1 SLTH
                                              I2C SLTH REG(I2C1)
#define I2C1 SLTL
                                              I2C_SLTL_REG(I2C1)
/*!
* @}
*/ /* end of group I2C Register Accessor Macros */
/*!
* @ }
 ^{*}/ /* end of group I2C Peripheral Access Layer ^{*}/
/* -----
  -- LLWU Peripheral Access Layer
  ______
---- */
/*!
* @addtogroup LLWU Peripheral Access Layer LLWU Peripheral Access Layer
 * @ {
*/
/** LLWU - Register Layout Typedef */
typedef struct {
 IO uint8 t PE1;
                                                /**< LLWU Pin Enable 1
register, offset: 0x0 */
 IO uint8 t PE2;
                                                /**< LLWU Pin Enable 2
register, offset: 0x1 */
  __IO uint8_t PE3;
                                                /**< LLWU Pin Enable 3
register, offset: 0x2 */
                                                /**< LLWU Pin Enable 4
 IO uint8 t PE4;
register, offset: 0x3 */
  IO uint8 t ME;
                                                /**< LLWU Module
Enable register, offset: 0x4 */
 IO uint8 t F1;
                                                /**< LLWU Flag 1
register, offset: 0x5 */
  ___IO uint8_t F2;
                                                /**< LLWU Flag 2
register, offset: 0x6 */
I uint8 t F3;
                                                /**< LLWU Flag 3
register, offset: 0x7 */
 IO uint8 t FILT1;
                                                /**< LLWU Pin Filter 1
register, offset: 0x8 */
```

```
IO uint8 t FILT2;
                                             /**< LLWU Pin Filter 2
register, offset: 0x9 */
} LLWU Type, *LLWU MemMapPtr;
/* -----
  -- LLWU - Register accessor macros
  ______
---- */
/*!
* @addtogroup LLWU Register Accessor Macros LLWU - Register accessor
macros
* @ {
* /
/* LLWU - Register accessors */
#define LLWU PE1 REG(base)
                                            ((base) ->PE1)
#define LLWU PE2 REG(base)
                                            ((base) ->PE2)
#define LLWU PE3 REG(base)
                                            ((base)->PE3)
#define LLWU PE4 REG(base)
                                            ((base)->PE4)
#define LLWU ME REG(base)
                                            ((base)->ME)
#define LLWU F1 REG(base)
                                            ((base) ->F1)
#define LLWU F2 REG(base)
                                            ((base) -> F2)
#define LLWU F3 REG(base)
                                            ((base)->F3)
#define LLWU FILT1 REG(base)
                                            ((base)->FILT1)
#define LLWU FILT2 REG(base)
                                            ((base)->FILT2)
/*!
* @}
*/ /* end of group LLWU Register Accessor Macros */
/* -----
  -- LLWU Register Masks
---- */
/*!
 * @addtogroup LLWU Register Masks LLWU Register Masks
 * @ {
* /
/* PE1 Bit Fields */
#define LLWU PE1 WUPE0 MASK
                                            0x3u
#define LLWU PE1 WUPE0 SHIFT
                                            \cap
#define LLWU PE1 WUPE0 WIDTH
#define LLWU PE1 WUPE0(x)
(((uint8 t)(((uint8 t)(x))<<LLWU PE1 WUPE0 SHIFT))&LLWU PE1 WUPE0 MASK)
#define LLWU PE1 WUPE1 MASK
                                           0xCu
#define LLWU_PE1_WUPE1_SHIFT
#define LLWU_PE1_WUPE1_WIDTH
#define LLWU PE1 WUPE1(x)
(((uint8 t)(((uint8 t)(x))<<LLWU PE1 WUPE1 SHIFT))&LLWU PE1 WUPE1 MASK)
#define LLWU PE1 WUPE2 MASK
                                           0x30u
#define LLWU PE1 WUPE2 SHIFT
#define LLWU PE1 WUPE2 WIDTH
                                            2
```

```
#define LLWU PE1 WUPE2(x)
(((uint8 t)(((uint8 t)(x)) << LLWU PE1 WUPE2 SHIFT)) &LLWU PE1 WUPE2 MASK)
#define LLWU PE1 WUPE3 MASK
                                                  0xC0u
#define LLWU_PE1_WUPE3_SHIFT
                                                  6
#define LLWU PE1 WUPE3 WIDTH
                                                  2
#define LLWU PE1 WUPE3(x)
(((uint8 t)(((uint8 t)(x)) << LLWU PE1 WUPE3 SHIFT)) &LLWU PE1 WUPE3 MASK)
/* PE2 Bit Fields */
#define LLWU PE2 WUPE4 MASK
                                                  0x3u
#define LLWU PE2 WUPE4 SHIFT
                                                  \cap
#define LLWU PE2 WUPE4 WIDTH
                                                  2
#define LLWU PE2 WUPE4(x)
(((uint8 t)(((uint8 t)(x))<<LLWU PE2 WUPE4 SHIFT))&LLWU PE2 WUPE4 MASK)
#define LLWU PE2 WUPE5 MASK
                                                  0xCu
#define LLWU PE2 WUPE5 SHIFT
                                                  2
                                                  2
#define LLWU PE2 WUPE5 WIDTH
#define LLWU PE2 WUPE5(x)
(((uint8 t)(((uint8 t)(x))<<LLWU PE2 WUPE5 SHIFT))&LLWU PE2 WUPE5 MASK)
#define LLWU PE2 WUPE6 MASK
                                                  0x30u
#define LLWU PE2 WUPE6 SHIFT
#define LLWU PE2 WUPE6 WIDTH
#define LLWU PE2 WUPE6(x)
(((uint8 t)(((uint8 t)(x))<<LLWU PE2 WUPE6 SHIFT))&LLWU PE2 WUPE6 MASK)
#define LLWU PE2 WUPE7 MASK
                                                  0xC0u
#define LLWU PE2 WUPE7 SHIFT
                                                  6
#define LLWU PE2 WUPE7 WIDTH
                                                  2
#define LLWU PE2 WUPE7(x)
(((uint8 t)(((uint8 t)(x))<<LLWU PE2 WUPE7 SHIFT))&LLWU PE2 WUPE7 MASK)
/* PE3 Bit Fields */
#define LLWU PE3 WUPE8 MASK
                                                  0x3u
#define LLWU PE3 WUPE8 SHIFT
                                                  \cap
#define LLWU PE3 WUPE8 WIDTH
                                                  2
#define LLWU PE3 WUPE8(x)
(((uint8 t)(((uint8 t)(x))<<LLWU PE3 WUPE8 SHIFT))&LLWU PE3 WUPE8 MASK)
#define LLWU PE3 WUPE9 MASK
                                                  0xCu
#define LLWU PE3 WUPE9 SHIFT
                                                  2
#define LLWU_PE3_WUPE9_WIDTH
                                                  2
#define LLWU_PE3_WUPE9(x)
(((uint8 t)(((uint8 t)(x))<<LLWU PE3 WUPE9 SHIFT))&LLWU PE3 WUPE9 MASK)
#define LLWU PE3 WUPE10 MASK
                                                  0x30u
#define LLWU PE3 WUPE10 SHIFT
                                                  4
#define LLWU PE3 WUPE10 WIDTH
                                                  2
#define LLWU PE3 WUPE10(x)
(((uint8 t)(((uint8 t)(x))<<LLWU PE3 WUPE10 SHIFT))&LLWU PE3 WUPE10 MASK)
#define LLWU PE3 WUPE11 MASK
                                                  0xC0u
#define LLWU_PE3_WUPE11_SHIFT
                                                  6
#define LLWU PE3 WUPE11 WIDTH
#define LLWU PE3 WUPE11(x)
(((uint8 t)(((uint8 t)(x))<<LLWU PE3 WUPE11 SHIFT))&LLWU PE3 WUPE11 MASK)
/* PE4 Bit Fields */
#define LLWU PE4 WUPE12 MASK
                                                  0 \times 311
#define LLWU PE4 WUPE12 SHIFT
                                                  0
#define LLWU PE4 WUPE12 WIDTH
#define LLWU PE4 WUPE12(x)
(((uint8 t)(((uint8 t)(x))<<LLWU PE4 WUPE12 SHIFT))&LLWU PE4 WUPE12 MASK)
#define LLWU PE4 WUPE13 MASK
                                                  0xCu
#define LLWU PE4 WUPE13 SHIFT
                                                  2
#define LLWU PE4 WUPE13 WIDTH
#define LLWU PE4 WUPE13(x)
(((uint8 t)(((uint8 t)(x)) << LLWU PE4 WUPE13 SHIFT)) & LLWU PE4 WUPE13 MASK)
```

```
#define LLWU PE4 WUPE14 MASK
                                                  0x30u
#define LLWU PE4 WUPE14 SHIFT
#define LLWU_PE4_WUPE14_WIDTH
                                                  2
#define LLWU PE4 WUPE14(x)
(((uint8 t)(((uint8 t)(x)) << LLWU PE4 WUPE14 SHIFT)) & LLWU PE4 WUPE14 MASK)
#define LLWU PE4 WUPE15 MASK
                                                  0xC0u
#define LLWU PE4 WUPE15 SHIFT
#define LLWU PE4 WUPE15 WIDTH
                                                  2
#define LLWU PE4 WUPE15(x)
(((uint8 t)(((uint8 t)(x)) << LLWU PE4 WUPE15 SHIFT)) & LLWU PE4 WUPE15 MASK)
/* ME Bit Fields */
#define LLWU_ME_WUME0_MASK
                                                  0x1u
#define LLWU ME WUME0 SHIFT
                                                  0
#define LLWU ME WUME0 WIDTH
                                                  1
#define LLWU ME WUME0(x)
(((uint8 t)(((uint8 t)(x))<<LLWU ME WUME0 SHIFT))&LLWU ME WUME0 MASK)
#define LLWU ME WUME1 MASK
                                                  0x211
#define LLWU ME WUME1 SHIFT
                                                  1
#define LLWU ME WUME1 WIDTH
#define LLWU ME WUME1(x)
(((uint8 t)(((uint8 t)(x))<<LLWU_ME_WUME1_SHIFT))&LLWU_ME_WUME1_MASK)
#define LLWU ME WUME2 MASK
                                                  0x4u
#define LLWU ME WUME2 SHIFT
                                                  2
#define LLWU ME WUME2 WIDTH
                                                  1
#define LLWU ME WUME2(x)
(((uint8 t)(((uint8 t)(x))<<LLWU ME WUME2 SHIFT))&LLWU ME WUME2 MASK)
#define LLWU ME WUME3 MASK
                                                  0x8u
#define LLWU ME WUME3 SHIFT
#define LLWU ME WUME3 WIDTH
                                                  1
#define LLWU ME WUME3(x)
(((uint8 t)(((uint8 t)(x))<<LLWU ME WUME3 SHIFT))&LLWU ME WUME3 MASK)
#define LLWU ME WUME4 MASK
                                                  0x10u
#define LLWU ME WUME4 SHIFT
#define LLWU ME WUME4 WIDTH
#define LLWU ME WUME4(x)
(((uint8 t)(((uint8 t)(x))<<LLWU ME WUME4 SHIFT))&LLWU ME WUME4 MASK)
#define LLWU ME WUME5 MASK
                                                  0x20u
#define LLWU_ME_WUME5_SHIFT
                                                  5
#define LLWU_ME_WUME5_WIDTH
                                                  1
#define LLWU ME WUME5(x)
(((uint8 t)(((uint8 t)(x))<<LLWU ME WUME5 SHIFT))&LLWU ME WUME5 MASK)
#define LLWU ME WUME6 MASK
                                                  0x40u
#define LLWU ME WUME6 SHIFT
                                                  6
#define LLWU ME WUME6 WIDTH
                                                  1
#define LLWU ME WUME6(x)
(((uint8 t)(((uint8 t)(x))<<LLWU ME WUME6 SHIFT))&LLWU ME WUME6 MASK)
#define LLWU ME WUME7 MASK
                                                  0x80u
#define LLWU ME WUME7 SHIFT
                                                  7
#define LLWU ME WUME7 WIDTH
#define LLWU ME WUME7(x)
(((uint8 t)(((uint8 t)(x))<<LLWU ME WUME7 SHIFT))&LLWU ME WUME7 MASK)
/* F1 Bit Fields */
#define LLWU F1 WUF0 MASK
                                                  0x1u
#define LLWU_F1_WUF0_SHIFT
                                                  0
#define LLWU F1 WUF0 WIDTH
#define LLWU F1 WUF0(x)
(((uint8 t)(((uint8 t)(x)) << LLWU F1 WUF0 SHIFT)) &LLWU F1 WUF0 MASK)
#define LLWU F1 WUF1 MASK
                                                  0x2u
#define LLWU F1 WUF1 SHIFT
                                                  1
#define LLWU F1 WUF1 WIDTH
                                                  1
```

```
#define LLWU F1 WUF1(x)
(((uint8 t)(((uint8 t)(x))<<LLWU F1 WUF1 SHIFT))&LLWU F1 WUF1 MASK)
#define LLWU F1 WUF2 MASK
                                                   0x4u
#define LLWU_F1_WUF2_SHIFT
                                                   2
#define LLWU F1 WUF2 WIDTH
                                                   1
#define LLWU F1 WUF2(x)
(((uint8 t)(((uint8 t)(x)) << LLWU F1 WUF2 SHIFT)) &LLWU F1 WUF2 MASK)
#define LLWU F1 WUF3 MASK
                                                   0x8u
#define LLWU F1 WUF3 SHIFT
                                                   3
#define LLWU F1 WUF3 WIDTH
                                                   1
#define LLWU F1 WUF3(x)
(((uint8 t)(((uint8 t)(x))<<LLWU F1 WUF3 SHIFT))&LLWU F1 WUF3 MASK)
#define LLWU F1 WUF4 MASK
                                                   0x10u
#define LLWU F1 WUF4 SHIFT
                                                   4
#define LLWU F1 WUF4 WIDTH
                                                   1
#define LLWU F1 WUF4(x)
(((uint8 t)(((uint8 t)(x)) << LLWU F1 WUF4 SHIFT)) &LLWU F1 WUF4 MASK)
#define LLWU F1 WUF5 MASK
                                                  0x20u
#define LLWU F1 WUF5 SHIFT
                                                   5
#define LLWU F1 WUF5 WIDTH
                                                   1
#define LLWU F1 WUF5(x)
(((uint8 t)(((uint8 t)(x))<<LLWU F1 WUF5 SHIFT))&LLWU F1 WUF5 MASK)
#define LLWU F1 WUF6 MASK
                                                   0x40u
#define LLWU F1 WUF6 SHIFT
                                                   6
#define LLWU F1 WUF6 WIDTH
                                                   1
#define LLWU F1 WUF6(x)
(((uint8 t)(((uint8 t)(x)) << LLWU F1 WUF6 SHIFT)) &LLWU F1 WUF6 MASK)
#define LLWU F1 WUF7 MASK
                                                   0x80u
#define LLWU F1 WUF7 SHIFT
                                                   7
#define LLWU F1 WUF7 WIDTH
                                                   1
#define LLWU F1 WUF7(x)
(((uint8 t)(((uint8 t)(x))<<LLWU F1 WUF7 SHIFT))&LLWU F1 WUF7 MASK)
/* F2 Bit Fields */
#define LLWU F2 WUF8 MASK
                                                   0x1u
#define LLWU F2 WUF8 SHIFT
                                                   \cap
#define LLWU F2 WUF8 WIDTH
                                                   1
#define LLWU F2 WUF8(x)
(((uint8 t)(((uint8 t)(x))<<LLWU F2 WUF8 SHIFT))&LLWU F2 WUF8 MASK)
#define LLWU F2 WUF9 MASK
                                                   0x2u
#define LLWU F2 WUF9 SHIFT
                                                   1
#define LLWU F2 WUF9 WIDTH
                                                   1
#define LLWU F2 WUF9(x)
(((uint8 t)(((uint8 t)(x)) << LLWU F2 WUF9 SHIFT)) &LLWU F2 WUF9 MASK)
#define LLWU F2 WUF10 MASK
                                                   0x4u
#define LLWU F2 WUF10 SHIFT
                                                   2
#define LLWU_F2_WUF10_WIDTH
                                                   1
#define LLWU F2 WUF10(x)
(((uint8 t)(((uint8 t)(x))<<LLWU F2 WUF10 SHIFT))&LLWU F2 WUF10 MASK)
#define LLWU F2 WUF11 MASK
                                                   0x8u
#define LLWU F2 WUF11 SHIFT
                                                   3
#define LLWU F2 WUF11 WIDTH
#define LLWU F2 WUF11(x)
(((uint8 t)(((uint8 t)(x))<<LLWU F2 WUF11 SHIFT))&LLWU F2 WUF11 MASK)
#define LLWU_F2_WUF12_MASK
                                                   0x10u
#define LLWU F2 WUF12 SHIFT
                                                   4
#define LLWU F2 WUF12 WIDTH
                                                   1
#define LLWU F2 WUF12(x)
(((uint8 t)(((uint8 t)(x))<<LLWU F2 WUF12 SHIFT))&LLWU F2 WUF12 MASK)
#define LLWU F2 WUF13 MASK
                                                   0x20u
#define LLWU F2 WUF13 SHIFT
                                                   5
```

```
#define LLWU F2 WUF13 WIDTH
                                                   1
#define LLWU F2 WUF13(x)
(((uint8 t)(((uint8 t)(x)) << LLWU F2 WUF13 SHIFT)) & LLWU F2 WUF13 MASK)
#define LLWU F2 WUF14 MASK
                                                   0x40u
#define LLWU F2 WUF14 SHIFT
                                                   6
#define LLWU F2 WUF14 WIDTH
                                                   1
#define LLWU F2 WUF14(x)
(((uint8 t)(((uint8 t)(x)) << LLWU F2 WUF14 SHIFT)) &LLWU F2 WUF14 MASK)
#define LLWU F2 WUF15 MASK
                                                   0 \times 80 u
#define LLWU F2 WUF15 SHIFT
                                                   7
#define LLWU F2 WUF15 WIDTH
                                                   1
#define LLWU F2 WUF15(x)
(((uint8 t)(((uint8 t)(x))<<LLWU F2 WUF15 SHIFT))&LLWU F2 WUF15 MASK)
/* F3 Bit Fields */
#define LLWU F3 MWUF0 MASK
                                                   0x1u
#define LLWU F3 MWUF0 SHIFT
                                                   0
#define LLWU F3 MWUF0 WIDTH
#define LLWU F3 MWUF0(x)
(((uint8 t)(((uint8 t)(x))<<LLWU F3 MWUF0 SHIFT))&LLWU F3 MWUF0 MASK)
#define LLWU F3 MWUF1 MASK
                                                  0x2u
#define LLWU F3 MWUF1 SHIFT
                                                   1
#define LLWU F3 MWUF1 WIDTH
                                                   1
#define LLWU F3_MWUF1(x)
(((uint8 t)(((uint8 t)(x)) << LLWU F3 MWUF1 SHIFT)) & LLWU F3 MWUF1 MASK)
#define LLWU F3 MWUF2 MASK
                                                   0x4u
#define LLWU F3 MWUF2 SHIFT
                                                   2
#define LLWU F3 MWUF2 WIDTH
                                                   1
#define LLWU F3 MWUF2(x)
(((uint8 t)(((uint8 t)(x))<<LLWU F3 MWUF2 SHIFT))&LLWU F3 MWUF2 MASK)
#define LLWU F3 MWUF3 MASK
                                                   0x8u
                                                   3
#define LLWU F3 MWUF3 SHIFT
#define LLWU F3 MWUF3 WIDTH
#define LLWU F3 MWUF3(x)
(((uint8 t)(((uint8 t)(x))<<LLWU F3 MWUF3 SHIFT))&LLWU F3 MWUF3 MASK)
#define LLWU F3 MWUF4 MASK
                                                  0x10u
#define LLWU F3 MWUF4 SHIFT
                                                   4
#define LLWU F3 MWUF4 WIDTH
                                                   1
#define LLWU_F3_MWUF4(x)
(((uint8 t)(((uint8 t)(x))<<LLWU F3 MWUF4 SHIFT))&LLWU F3 MWUF4 MASK)
#define LLWU F3 MWUF5 MASK
                                                   0x20u
#define LLWU F3 MWUF5 SHIFT
                                                   5
#define LLWU F3 MWUF5 WIDTH
                                                   1
#define LLWU F3 MWUF5(x)
(((uint8 t)(((uint8 t)(x)) << LLWU F3 MWUF5 SHIFT)) & LLWU F3 MWUF5 MASK)
#define LLWU F3 MWUF6 MASK
                                                   0x40u
#define LLWU_F3_MWUF6_SHIFT
                                                   6
#define LLWU F3 MWUF6 WIDTH
#define LLWU F3 MWUF6(x)
(((uint8 t)(((uint8 t)(x))<<LLWU F3 MWUF6 SHIFT))&LLWU F3 MWUF6 MASK)
#define LLWU F3 MWUF7 MASK
                                                  0x80u
#define LLWU F3 MWUF7 SHIFT
                                                   7
#define LLWU F3 MWUF7 WIDTH
                                                   1
#define LLWU F3 MWUF7(x)
(((uint8 t)(((uint8 t)(x))<<LLWU F3 MWUF7 SHIFT))&LLWU F3 MWUF7 MASK)
/* FILT1 Bit Fields */
#define LLWU FILT1 FILTSEL MASK
                                                   OxFii
#define LLWU FILT1 FILTSEL SHIFT
                                                   0
#define LLWU FILT1 FILTSEL WIDTH
                                                   4
```

```
#define LLWU FILT1 FILTSEL(x)
(((uint8 t)(((uint8 t)(x)) << LLWU FILT1 FILTSEL SHIFT)) &LLWU FILT1 FILTSEL
MASK)
#define LLWU FILT1 FILTE MASK
                                                0x60u
#define LLWU FILT1 FILTE SHIFT
#define LLWU FILT1 FILTE WIDTH
#define LLWU FILT1 FILTE(x)
(((uint8 t)(((uint8 t)(x)) << LLWU FILT1 FILTE SHIFT)) &LLWU FILT1 FILTE MAS
#define LLWU FILT1 FILTF MASK
                                                0x80u
#define LLWU_FILT1_FILTF_SHIFT
#define LLWU_FILT1_FILTF_WIDTH
                                                1
#define LLWU FILT1_FILTF(x)
(((uint8 t)(((uint8 t)(x)) << LLWU FILT1 FILTF SHIFT)) &LLWU FILT1 FILTF MAS
K)
/* FILT2 Bit Fields */
#define LLWU FILT2 FILTSEL MASK
                                                0xFu
#define LLWU_FILT2_FILTSEL_SHIFT
#define LLWU FILT2 FILTSEL WIDTH
#define LLWU FILT2 FILTSEL(x)
(((uint8 t)(((uint8 t)(x)) << LLWU FILT2 FILTSEL SHIFT)) &LLWU FILT2 FILTSEL
MASK)
#define LLWU FILT2 FILTE MASK
                                                0x60u
#define LLWU FILT2 FILTE SHIFT
                                                5
#define LLWU FILT2 FILTE WIDTH
#define LLWU_FILT2 FILTE(x)
(((uint8 t)(((uint8 t)(x)) << LLWU FILT2 FILTE SHIFT)) &LLWU FILT2 FILTE MAS
K)
#define LLWU FILT2 FILTF MASK
                                                0x80u
#define LLWU FILT2 FILTF SHIFT
#define LLWU FILT2 FILTF WIDTH
                                                1
#define LLWU FILT2 FILTF(x)
(((uint8 t)(((uint8 t)(x)) << LLWU FILT2 FILTF SHIFT)) &LLWU FILT2 FILTF MAS
K)
/*!
*/ /* end of group LLWU Register_Masks */
/* LLWU - Peripheral instance base addresses */
/** Peripheral LLWU base address */
#define LLWU BASE
                                                (0x4007C000u)
/** Peripheral LLWU base pointer */
#define LLWU
                                                 ((LLWU Type *)LLWU BASE)
#define LLWU BASE PTR
                                                 (LLWU)
/** Array initializer of LLWU peripheral base addresses */
#define LLWU BASE ADDRS
                                                { LLWU BASE }
/** Array initializer of LLWU peripheral base pointers ^*/
#define LLWU BASE PTRS
                                                { LLWU }
/* -----
   -- LLWU - Register accessor macros
---- */
 * @addtogroup LLWU Register Accessor Macros LLWU - Register accessor
macros
```

```
* @ {
* /
/* LLWU - Register instance definitions */
/* LLWU */
#define LLWU PE1
                                          LLWU PE1 REG(LLWU)
#define LLWU PE2
                                           LLWU PE2 REG(LLWU)
                                           LLWU PE3 REG(LLWU)
#define LLWU PE3
#define LLWU PE4
                                           LLWU PE4 REG(LLWU)
#define LLWU ME
                                           LLWU ME REG(LLWU)
                                           LLWU F1 REG(LLWU)
#define LLWU F1
#define LLWU F2
                                           LLWU F2 REG(LLWU)
#define LLWU F3
                                           LLWU F3 REG(LLWU)
#define LLWU FILT1
                                           LLWU FILT1 REG(LLWU)
#define LLWU FILT2
                                           LLWU FILT2 REG(LLWU)
/*!
* @}
 */ /* end of group LLWU Register Accessor Macros */
/*!
* @ }
*/ /* end of group LLWU Peripheral Access Layer */
/* -----
  -- LPTMR Peripheral Access Layer
  ______
---- */
* @addtogroup LPTMR Peripheral Access Layer LPTMR Peripheral Access
Layer
* @ {
*/
/** LPTMR - Register Layout Typedef */
typedef struct {
 IO uint32 t CSR;
                                            /**< Low Power Timer
Control Status Register, offset: 0x0 */
 IO uint32 t PSR;
                                            /**< Low Power Timer
Prescale Register, offset: 0x4 */
  __IO uint32_t CMR;
                                            /**< Low Power Timer
Compare Register, offset: 0x8 */
                                             /**< Low Power Timer
 IO uint32 t CNR;
Counter Register, offset: 0xC */
} LPTMR Type, *LPTMR MemMapPtr;
/* -----
  -- LPTMR - Register accessor macros
---- */
 * @addtogroup LPTMR Register Accessor Macros LPTMR - Register accessor
macros
```

```
* @ {
*/
/* LPTMR - Register accessors */
#define LPTMR CSR REG(base)
                                                ((base)->CSR)
#define LPTMR PSR REG(base)
                                                ((base)->PSR)
#define LPTMR CMR REG(base)
                                                ((base)->CMR)
#define LPTMR_CNR REG(base)
                                                ((base) ->CNR)
/ * !
* @ }
*/ /* end of group LPTMR Register Accessor Macros */
/* -----
  -- LPTMR Register Masks
---- */
/*!
* @addtogroup LPTMR Register Masks LPTMR Register Masks
*/
/* CSR Bit Fields */
#define LPTMR CSR TEN MASK
                                                0x1u
#define LPTMR CSR TEN SHIFT
#define LPTMR CSR TEN WIDTH
#define LPTMR CSR TEN(x)
(((uint32 t)(((uint32 t)(x))<<LPTMR CSR TEN SHIFT))&LPTMR CSR TEN MASK)
#define LPTMR CSR TMS MASK
                                                0x2u
#define LPTMR CSR TMS SHIFT
                                                1
#define LPTMR CSR TMS WIDTH
                                                1
#define LPTMR CSR TMS(x)
(((uint32 t)(((uint32 t)(x))<<LPTMR CSR TMS SHIFT))&LPTMR CSR TMS MASK)
#define LPTMR_CSR_TFC_MASK
                                                0x4u
#define LPTMR_CSR TFC SHIFT
#define LPTMR CSR TFC WIDTH
                                                1
#define LPTMR CSR TFC(x)
(((uint32 t)(((uint32 t)(x)) << LPTMR CSR TFC SHIFT)) & LPTMR CSR TFC MASK)
#define LPTMR CSR TPP MASK
                                                0×811
#define LPTMR CSR TPP SHIFT
                                                3
#define LPTMR_CSR_TPP_WIDTH
#define LPTMR_CSR_TPP(x)
(((uint32 t)(((uint32 t)(x))<<LPTMR CSR TPP SHIFT))&LPTMR CSR TPP MASK)
#define LPTMR CSR TPS MASK
                                                0x30u
#define LPTMR CSR TPS SHIFT
                                                4
#define LPTMR CSR TPS WIDTH
                                                2
#define LPTMR CSR TPS(x)
(((uint32 t)(((uint32 t)(x)) << LPTMR CSR TPS SHIFT))&LPTMR CSR TPS MASK)
#define LPTMR_CSR_TIE_MASK
                                               0x40u
#define LPTMR_CSR_TIE_SHIFT
#define LPTMR CSR TIE WIDTH
#define LPTMR CSR TIE(x)
(((uint32 t)(((uint32 t)(x))<<LPTMR CSR TIE SHIFT))&LPTMR CSR TIE MASK)
#define LPTMR CSR TCF MASK
                                                0x80u
#define LPTMR CSR TCF SHIFT
                                                7
#define LPTMR CSR TCF WIDTH
                                                1
```

```
#define LPTMR CSR TCF(x)
(((uint32 t)(((uint32 t)(x))<<LPTMR CSR TCF SHIFT))&LPTMR CSR TCF MASK)
/* PSR Bit Fields */
#define LPTMR PSR PCS MASK
                                               0x3u
#define LPTMR PSR PCS SHIFT
                                               0
#define LPTMR PSR PCS WIDTH
#define LPTMR PSR PCS(x)
(((uint32 t)(((uint32 t)(x)) << LPTMR PSR PCS SHIFT)) & LPTMR PSR PCS MASK)
#define LPTMR PSR PBYP MASK
                                               0x411
#define LPTMR PSR PBYP SHIFT
#define LPTMR PSR PBYP WIDTH
                                               1
#define LPTMR PSR PBYP(x)
(((uint32 t)(((uint32 t)(x))<<LPTMR PSR PBYP SHIFT))&LPTMR PSR PBYP MASK)
#define LPTMR PSR PRESCALE MASK
                                 0x78u
#define LPTMR PSR PRESCALE SHIFT
                                               3
#define LPTMR PSR PRESCALE WIDTH
#define LPTMR PSR PRESCALE(x)
(((uint32 t)(((uint32 t)(x))<<LPTMR PSR PRESCALE SHIFT))&LPTMR PSR PRESCA
LE MASK)
/* CMR Bit Fields */
#define LPTMR CMR COMPARE MASK
                                               0xFFFFu
#define LPTMR CMR COMPARE SHIFT
                                               16
#define LPTMR CMR COMPARE WIDTH
#define LPTMR CMR COMPARE(x)
(((uint32 t)(((uint32 t)(x))<<LPTMR CMR COMPARE SHIFT))&LPTMR CMR COMPARE
MASK)
/* CNR Bit Fields */
#define LPTMR CNR COUNTER MASK
                                               0xFFFFu
#define LPTMR CNR COUNTER SHIFT
#define LPTMR CNR COUNTER WIDTH
#define LPTMR CNR COUNTER(x)
(((uint32 t)(((uint32 t)(x))<<LPTMR CNR COUNTER SHIFT))&LPTMR CNR COUNTER
MASK)
/ * !
 */ /* end of group LPTMR Register Masks */
/* LPTMR - Peripheral instance base addresses */
/** Peripheral LPTMR0 base address */
#define LPTMR0 BASE
                                               (0x40040000u)
/** Peripheral LPTMR0 base pointer */
#define LPTMR0
                                                ((LPTMR Type
*)LPTMR0 BASE)
#define LPTMR0 BASE PTR
                                               (LPTMR0)
/** Array initializer of LPTMR peripheral base addresses */
#define LPTMR BASE ADDRS
                                        { LPTMR0 BASE }
/** Array initializer of LPTMR peripheral base pointers */
#define LPTMR BASE PTRS
                                              { LPTMR0 }
/* ______
   -- LPTMR - Register accessor macros
---- */
 * @addtogroup LPTMR Register Accessor Macros LPTMR - Register accessor
macros
```

```
* @ {
* /
/* LPTMR - Register instance definitions */
/* LPTMR0 */
#define LPTMR0 CSR
                                                 LPTMR CSR REG(LPTMR0)
#define LPTMR0 PSR
                                                 LPTMR PSR REG(LPTMR0)
#define LPTMR0 CMR
                                                 LPTMR CMR REG(LPTMR0)
#define LPTMR0 CNR
                                                 LPTMR CNR REG(LPTMR0)
/*!
* @ }
*/ /* end of group LPTMR Register Accessor Macros */
/*!
* @ }
*/ /* end of group LPTMR Peripheral Access Layer */
  -- MCG Peripheral Access Layer
---- */
/*!
 * @addtogroup MCG Peripheral Access Layer MCG Peripheral Access Layer
 * @ {
*/
/** MCG - Register Layout Typedef */
typedef struct {
 IO uint8 t C1;
                                                   /**< MCG Control 1
Register, offset: 0x0 */
  __IO uint8_t C2;
                                                   /**< MCG Control 2
Register, offset: 0x1 */
 __IO uint8_t C3;
                                                   /**< MCG Control 3
Register, offset: 0x2 */
                                                   /**< MCG Control 4
 IO uint8 t C4;
Register, offset: 0x3 */
 IO uint8 t C5;
                                                   /**< MCG Control 5
Register, offset: 0x4 */
                                                   /**< MCG Control 6
 IO uint8 t C6;
Register, offset: 0x5 */
 __IO uint8_t S;
                                                   /**< MCG Status
Register, offset: 0x6 */
    uint8 t RESERVED 0[1];
   IO uint8 t SC;
                                                   /**< MCG Status and
Control Register, offset: 0x8 */
      uint8 t RESERVED 1[1];
   _IO uint8_t ATCVH;
                                                   /**< MCG Auto Trim
Compare Value High Register, offset: 0xA */
  IO uint8 t ATCVL;
                                                   /**< MCG Auto Trim
Compare Value Low Register, offset: 0xB */
                                                   /** < MCG Control 7
I uint8 t C7;
Register, offset: 0xC */
                                                   /**< MCG Control 8
 IO uint8 t C8;
Register, offset: 0xD */
```

```
I uint8 t C9;
                                            /**< MCG Control 9
Register, offset: 0xE */
__I uint8_t C10;
                                            /**< MCG Control 10
Register, offset: 0xF */
} MCG Type, *MCG MemMapPtr;
/* -----
  -- MCG - Register accessor macros
  _____
_____ */
/ * !
* @addtogroup MCG Register Accessor Macros MCG - Register accessor
macros
* @ {
*/
/* MCG - Register accessors */
                                           ((base)->C1)
#define MCG C1 REG(base)
#define MCG C2 REG(base)
                                           ((base)->C2)
#define MCG C3 REG(base)
                                           ((base) -> C3)
#define MCG C4 REG(base)
                                           ((base) -> C4)
#define MCG C5 REG(base)
                                           ((base) -> C5)
#define MCG_C6_REG(base)
                                           ((base)->C6)
#define MCG S REG(base)
                                           ((base)->S)
#define MCG SC REG(base)
                                           ((base) ->SC)
#define MCG ATCVH REG(base)
                                           ((base) ->ATCVH)
#define MCG ATCVL REG(base)
                                           ((base)->ATCVL)
#define MCG C7 REG(base)
                                           ((base) -> C7)
#define MCG C8 REG(base)
                                          ((base) ->C8)
#define MCG C9 REG(base)
                                           ((base) -> C9)
#define MCG C10 REG(base)
                                           ((base) ->C10)
/*!
* @ }
*/ /* end of group MCG_Register_Accessor_Macros */
/* -----
  -- MCG Register Masks
  ______
---- */
/*!
* @addtogroup MCG Register Masks MCG Register Masks
* @ {
* /
/* C1 Bit Fields */
#define MCG_C1_IREFSTEN_MASK
                                          0x1u
#define MCG_C1_IREFSTEN_SHIFT
#define MCG_C1_IREFSTEN_WIDTH
#define MCG C1 IREFSTEN(x)
(((uint8 t)(((uint8 t)(x)) << MCG C1 IREFSTEN SHIFT))&MCG C1 IREFSTEN MASK)
#define MCG C1 IRCLKEN MASK
                                          0x2u
#define MCG C1 IRCLKEN SHIFT
                                          1
#define MCG C1 IRCLKEN WIDTH
                                           1
```

```
#define MCG C1 IRCLKEN(x)
(((uint8 t)(((uint8 t)(x)) << MCG C1 IRCLKEN SHIFT)) & MCG C1 IRCLKEN MASK)
#define MCG_C1_IREFS_MASK
                                                   0 \times 4 u
#define MCG_C1_IREFS_SHIFT
#define MCG C1 IREFS WIDTH
                                                   1
#define MCG C1 IREFS(x)
(((uint8 t)(((uint8 t)(x)) << MCG C1 IREFS SHIFT))& MCG C1 IREFS MASK)
#define MCG C1 FRDIV MASK
                                                   0x38u
#define MCG C1 FRDIV SHIFT
                                                   3
#define MCG C1 FRDIV WIDTH
                                                   3
#define MCG C1 FRDIV(x)
(((uint8 t)(((uint8 t)(x))<<MCG C1 FRDIV SHIFT))&MCG C1 FRDIV MASK)
#define MCG C1 CLKS MASK
                                                   0xC0u
#define MCG C1 CLKS SHIFT
                                                   6
#define MCG C1 CLKS WIDTH
                                                   2
#define MCG C1 CLKS(x)
(((uint8_t)(((uint8_t)(x)) << MCG_C1_CLKS_SHIFT)) & MCG_C1_CLKS_MASK)
/* C2 Bit Fields */
#define MCG C2 IRCS MASK
                                                   0x1u
#define MCG C2 IRCS SHIFT
                                                   0
#define MCG_C2_IRCS_WIDTH
#define MCG C2 IRCS(x)
(((uint8 t)(((uint8 t)(x)) << MCG C2 IRCS SHIFT)) & MCG C2 IRCS MASK)
#define MCG C2 LP MASK
#define MCG C2 LP SHIFT
                                                   1
#define MCG C2 LP WIDTH
                                                   1
#define MCG C2 LP(x)
(((uint8 t)(((uint8 t)(x))<<MCG C2 LP SHIFT))&MCG C2 LP MASK)
#define MCG C2 EREFS0 MASK
                                                   0x4u
#define MCG C2 EREFS0 SHIFT
                                                   2
                                                   1
#define MCG C2 EREFS0 WIDTH
#define MCG C2 EREFS0(x)
(((uint8 t)(((uint8 t)(x)) << MCG C2 EREFSO SHIFT)) & MCG C2 EREFSO MASK)
#define MCG C2 HGO0 MASK
                                                   0x8u
#define MCG C2 HGO0 SHIFT
                                                   3
#define MCG C2 HGO0 WIDTH
                                                   1
#define MCG C2 HGO0(x)
(((uint8_t) (((uint8_t) (x)) << MCG_C2_HGOO_SHIFT)) & MCG_C2_HGOO_MASK)
#define MCG C2 RANGEO MASK
                                                   0x30u
#define MCG C2 RANGEO SHIFT
                                                   4
                                                   2
#define MCG C2 RANGEO WIDTH
#define MCG C2 RANGEO(x)
(((uint8 t)(((uint8 t)(x))<<MCG C2 RANGEO SHIFT))&MCG C2 RANGEO MASK)
#define MCG C2 LOCREO MASK
                                                   0x80u
#define MCG_C2_LOCRE0_SHIFT
                                                   7
                                                   1
#define MCG_C2_LOCRE0_WIDTH
#define MCG C2 LOCRE0(x)
(((uint8 t)(((uint8 t)(x)) << MCG C2 LOCREO SHIFT)) & MCG C2 LOCREO MASK)
/* C3 Bit Fields */
#define MCG C3 SCTRIM MASK
                                                   0xFFu
#define MCG C3 SCTRIM SHIFT
                                                   0
#define MCG C3 SCTRIM WIDTH
                                                   8
#define MCG_C3_SCTRIM(x)
(((uint8 t)(((uint8 t)(x))<<MCG C3 SCTRIM SHIFT))&MCG C3 SCTRIM MASK)
/* C4 Bit Fields */
#define MCG C4 SCFTRIM MASK
                                                   0 \times 111
#define MCG C4 SCFTRIM SHIFT
                                                   0
#define MCG C4 SCFTRIM WIDTH
                                                   1
#define MCG C4 SCFTRIM(x)
(((uint8 t)(((uint8 t)(x)) << MCG C4 SCFTRIM SHIFT))&MCG C4 SCFTRIM MASK)
```

```
#define MCG C4 FCTRIM MASK
                                                    0x1Eu
#define MCG C4 FCTRIM SHIFT
                                                    1
#define MCG_C4_FCTRIM_WIDTH
                                                    4
#define MCG_C4_FCTRIM(x)
(((uint8 t)(((uint8 t)(x)) << MCG C4 FCTRIM SHIFT))& MCG C4 FCTRIM MASK)
#define MCG C4 DRST DRS MASK
                                                    0×6011
#define MCG C4 DRST DRS SHIFT
                                                    5
#define MCG C4 DRST DRS WIDTH
                                                    2
#define MCG C4 DRST DRS(x)
(((uint8 t) (((uint8 t) (x)) << MCG C4 DRST DRS SHIFT)) & MCG_C4_DRST_DRS_MASK)
#define MCG C4 DMX3\overline{2} MASK
                                                    0x80u
#define MCG_C4_DMX32_SHIFT
                                                    7
#define MCG C4 DMX32 WIDTH
                                                    1
#define MCG C4 DMX32(x)
(((uint8 t)(((uint8 t)(x))<<MCG C4 DMX32 SHIFT))&MCG C4 DMX32 MASK)
/* C5 Bit Fields */
#define MCG C5 PRDIV0 MASK
                                                    0x1Fu
#define MCG C5 PRDIV0 SHIFT
                                                    0
#define MCG C5 PRDIV0 WIDTH
                                                    5
#define MCG C5 PRDIV0(x)
(((uint8 t)(((uint8 t)(x))<<MCG C5 PRDIV0 SHIFT))&MCG C5 PRDIV0 MASK)
#define MCG C5 PLLSTEN0 MASK
                                                    0x20u
#define MCG C5 PLLSTEN0 SHIFT
                                                    5
#define MCG C5 PLLSTEN0 WIDTH
                                                    1
#define MCG C5 PLLSTEN0(x)
(((uint8 t) (((uint8 t) (x)) << MCG C5 PLLSTENO SHIFT)) & MCG C5 PLLSTENO MASK)
#define MCG_C5_PLLCLKEN0 MASK
                                                    0x40u
#define MCG C5 PLLCLKENO SHIFT
                                                    6
#define MCG C5 PLLCLKEN0 WIDTH
                                                    1
#define MCG C5 PLLCLKEN0(x)
(((uint8 t) (((uint8 t) (x)) << MCG C5 PLLCLKENO SHIFT)) &MCG C5 PLLCLKENO MAS
/* C6 Bit Fields */
#define MCG C6 VDIV0 MASK
                                                    0x1Fu
#define MCG C6 VDIV0 SHIFT
                                                    \cap
#define MCG C6 VDIV0 WIDTH
#define MCG C6 VDIV0(x)
(((uint8_t)(((uint8_t)(x)) << MCG_C6_VDIV0_SHIFT)) & MCG_C6_VDIV0_MASK)
#define MCG C6 CME0 MASK
                                                    0x20u
                                                    5
#define MCG C6 CME0 SHIFT
#define MCG C6 CME0 WIDTH
                                                    1
#define MCG C6 CME0(x)
(((uint8 t)(((uint8 t)(x)) << MCG C6 CME0 SHIFT)) & MCG C6 CME0 MASK)
#define MCG C6 PLLS MASK
                                                    0x40u
#define MCG_C6_PLLS_SHIFT
                                                    6
#define MCG_C6_PLLS_WIDTH
                                                    1
#define MCG C6 PLLS(x)
(((uint8 t)(((uint8 t)(x)) << MCG C6 PLLS SHIFT)) & MCG C6 PLLS MASK)
#define MCG C6 LOLIE0 MASK
                                                    0x80u
#define MCG C6 LOLIE0 SHIFT
                                                    7
#define MCG C6 LOLIE0 WIDTH
                                                    1
#define MCG C6 LOLIE0(x)
(((uint8 t)(((uint8 t)(x)) << MCG C6 LOLIE0 SHIFT)) & MCG C6 LOLIE0 MASK)
/* S Bit Fields */
#define MCG S IRCST MASK
                                                    0 \times 1 11
#define MCG_S_IRCST_SHIFT
                                                    \cap
                                                    1
#define MCG S IRCST WIDTH
#define MCG S IRCST(x)
(((uint8 t)(((uint8 t)(x)) << MCG S IRCST SHIFT)) & MCG S IRCST MASK)
#define MCG S OSCINITO MASK
                                                    0x2u
```

```
#define MCG S OSCINITO SHIFT
                                                   1
#define MCG_S_OSCINITO_WIDTH
                                                   1
#define MCG S OSCINITO(x)
(((uint8_t)(((uint8_t)(x)) << MCG_S_OSCINITO_SHIFT))&MCG_S_OSCINITO_MASK)
#define MCG S CLKST MASK
                                                   0xC11
#define MCG S CLKST SHIFT
                                                   2
#define MCG S CLKST WIDTH
                                                   2
#define MCG S CLKST(x)
(((uint8 t)(((uint8 t)(x)) << MCG S CLKST SHIFT)) & MCG S CLKST MASK)
#define MCG_S_IREFST MASK
                                                   0x10u
#define MCG S IREFST SHIFT
                                                   4
#define MCG_S_IREFST_WIDTH
                                                   1
#define MCG S IREFST(x)
(((uint8 t)(((uint8 t)(x)) << MCG S IREFST SHIFT))& MCG S IREFST MASK)
#define MCG S PLLST MASK
                                                   0x20u
#define MCG S PLLST SHIFT
                                                   5
#define MCG S PLLST WIDTH
                                                   1
#define MCG S PLLST(x)
(((uint8 t)(((uint8 t)(x)) << MCG S PLLST SHIFT)) & MCG S PLLST MASK)
#define MCG S LOCKO MASK
                                                   0x40u
#define MCG S LOCKO SHIFT
                                                   6
#define MCG S LOCKO WIDTH
                                                   1
#define MCG S LOCK0(x)
(((uint8 t)(((uint8 t)(x))<<MCG S LOCKO SHIFT))&MCG S LOCKO MASK)
#define MCG S LOLSO MASK
                                                   0x80u
#define MCG S LOLSO SHIFT
                                                   7
#define MCG S LOLSO WIDTH
                                                   1
#define MCG S LOLS0(x)
(((uint8 t)(((uint8 t)(x)) << MCG S LOLSO SHIFT))&MCG S LOLSO MASK)
/* SC Bit Fields */
#define MCG SC LOCSO MASK
                                                   0x1u
#define MCG SC LOCSO SHIFT
                                                   0
#define MCG SC LOCSO WIDTH
                                                   1
#define MCG SC LOCSO(x)
(((uint8 t) (((uint8 t)(x)) << MCG_SC_LOCS0_SHIFT)) & MCG_SC_LOCS0_MASK)</pre>
#define MCG SC FCRDIV MASK
                                                   0xEu
#define MCG_SC_FCRDIV_SHIFT
#define MCG_SC_FCRDIV_WIDTH
#define MCG SC FCRDIV(x)
(((uint8_t)(((uint8_t)(x)) << MCG_SC_FCRDIV_SHIFT)) & MCG_SC_FCRDIV_MASK)
#define MCG SC FLTPRSRV MASK
                                                   0x10u
#define MCG SC FLTPRSRV SHIFT
#define MCG SC FLTPRSRV WIDTH
                                                   1
#define MCG SC FLTPRSRV(x)
(((uint8 t)(((uint8 t)(x)) << MCG SC FLTPRSRV SHIFT)) & MCG SC FLTPRSRV MASK)
#define MCG_SC_ATMF_MASK
                                                   0x20u
#define MCG_SC_ATMF_SHIFT
                                                   5
                                                   1
#define MCG SC ATMF WIDTH
#define MCG SC ATMF(x)
(((uint8 t)(((uint8 t)(x)) << MCG SC ATMF SHIFT))&MCG SC ATMF MASK)
#define MCG SC ATMS MASK
                                                   0x40u
#define MCG SC ATMS SHIFT
                                                   6
#define MCG_SC_ATMS_WIDTH
                                                   1
#define MCG SC ATMS(x)
(((uint8 t)(((uint8 t)(x)) << MCG SC ATMS SHIFT)) & MCG SC ATMS MASK)
#define MCG SC ATME MASK
                                                   0x80u
                                                   7
#define MCG SC ATME SHIFT
#define MCG SC ATME WIDTH
                                                   1
#define MCG SC ATME(x)
(((uint8 t)(((uint8 t)(x)) << MCG SC ATME SHIFT))&MCG SC ATME MASK)
```

```
/* ATCVH Bit Fields */
#define MCG ATCVH ATCVH MASK
                                                 0xFFu
#define MCG_ATCVH_ATCVH_SHIFT
#define MCG_ATCVH_ATCVH_WIDTH
#define MCG ATCVH ATCVH(x)
(((uint8 t)(((uint8 t)(x))<<MCG ATCVH ATCVH SHIFT))&MCG ATCVH ATCVH MASK)
/* ATCVL Bit Fields */
#define MCG ATCVL ATCVL MASK
                                                 0xFFu
#define MCG ATCVL ATCVL SHIFT
                                                 0
#define MCG ATCVL ATCVL WIDTH
                                                 8
#define MCG ATCVL ATCVL(x)
(((uint8_t)(((uint8_t)(x))<<MCG_ATCVL_ATCVL_SHIFT))&MCG_ATCVL_ATCVL_MASK)</pre>
/* C8 Bit Fields */
#define MCG C8 LOLRE MASK
                                                 0x40u
#define MCG C8 LOLRE SHIFT
                                                 6
#define MCG C8 LOLRE WIDTH
                                                 1
#define MCG C8 LOLRE(x)
(((uint8 t) (((uint8 t)(x)) << MCG C8 LOLRE SHIFT)) & MCG C8 LOLRE MASK)
/ * !
 * (a)
 */ /* end of group MCG Register Masks */
/* MCG - Peripheral instance base addresses */
/** Peripheral MCG base address */
#define MCG BASE
                                                 (0x40064000u)
/** Peripheral MCG base pointer */
#define MCG
                                                 ((MCG Type *)MCG BASE)
#define MCG BASE PTR
                                                 (MCG)
/** Array initializer of MCG peripheral base addresses */
#define MCG BASE ADDRS
                                                { MCG BASE }
/** Array initializer of MCG peripheral base pointers */
#define MCG BASE PTRS
                                                { MCG }
/* -----
   -- MCG - Register accessor macros
---- */
* @addtogroup MCG Register Accessor Macros MCG - Register accessor
macros
* @ {
 */
/* MCG - Register instance definitions */
/* MCG */
#define MCG C1
                                                 MCG C1 REG(MCG)
                                                 MCG C2 REG (MCG)
#define MCG C2
                                                 MCG C3 REG (MCG)
#define MCG C3
#define MCG_C4
                                                MCG C4 REG (MCG)
#define MCG C5
                                                MCG C5 REG (MCG)
#define MCG C6
                                                MCG C6 REG (MCG)
#define MCG S
                                                MCG S REG (MCG)
#define MCG SC
                                                MCG SC REG (MCG)
#define MCG ATCVH
                                                MCG ATCVH REG (MCG)
#define MCG ATCVL
                                                 MCG ATCVL REG(MCG)
```

```
#define MCG C7
                                                         MCG C7 REG (MCG)
                                                         MCG C8 REG (MCG)
#define MCG C8
#define MCG C9
                                                         MCG C9 REG(MCG)
#define MCG C10
                                                         MCG C10 REG(MCG)
/*!
* @ }
*/ /* end of group MCG Register Accessor Macros */
/* MCG C2[EREFS] backward compatibility */
#define MCG_C2_EREFS_MASK (MCG_C2_EREFS0_MASK)
#define MCG_C2_EREFS_SHIFT (MCG_C2_EREFS0_SHIFT)
#define MCG_C2_EREFS_WIDTH (MCG_C2_EREFS0_WIDTH)
#define MCG_C2_EREFS(x) (MCG_C2_EREFS0(x))
/* MCG C2[HGO] backward compatibility */
#define MCG_C2_HGO_MASK (MCG_C2_HGO0_MASK)
#define MCG_C2_HGO_SHIFT (MCG_C2_HGO0_SHIFT)
#define MCG_C2_HGO_WIDTH (MCG_C2_HGO0_WIDTH)
#define MCG_C2_HGO(x) (MCG_C2_HGO0(x))
/* MCG C2[RANGE] backward compatibility */
#define MCG_C2_RANGE_MASK (MCG_C2_RANGE0_MASK)
#define MCG_C2_RANGE_SHIFT (MCG_C2_RANGE0_SHIFT)
#define MCG_C2_RANGE_WIDTH (MCG_C2_RANGE0_WIDTH)
#define MCG_C2_RANGE(x) (MCG_C2_RANGE0(x))
/*!
 * @ }
 */ /* end of group MCG Peripheral Access Layer */
/* -----
   -- MCM Peripheral Access Layer
   ______
---- */
/*!
 * @addtogroup MCM Peripheral Access Layer MCM Peripheral Access Layer
 * @ {
/** MCM - Register Layout Typedef */
typedef struct {
     uint8 t RESERVED 0[8];
    I uint16 t PLASC;
                                                           /**< Crossbar Switch
(AXBS) Slave Configuration, offset: 0x8 */
   I uint16 t PLAMC;
                                                           /**< Crossbar Switch
(AXBS) Master Configuration, offset: 0xA */
  IO uint32 t PLACR;
                                                           /**< Platform Control</pre>
Register, offset: 0xC */
      uint8_t RESERVED_1[48];
    IO uint3\overline{2} t CPO;
                                                          /**< Compute Operation
Control Register, offset: 0x40 */
} MCM Type, *MCM MemMapPtr;
/* -----
_____
```

```
-- MCM - Register accessor macros
---- */
/*!
* @addtogroup MCM Register Accessor Macros MCM - Register accessor
* @ {
* /
/* MCM - Register accessors */
#define MCM PLASC REG(base)
                                               ((base)->PLASC)
#define MCM PLAMC REG(base)
                                               ((base)->PLAMC)
#define MCM PLACR REG(base)
                                                ((base)->PLACR)
#define MCM CPO REG(base)
                                                ((base) ->CPO)
/*!
* @}
*/ /* end of group MCM Register Accessor Macros */
/* -----
  -- MCM Register Masks
---- */
 * @addtogroup MCM Register Masks MCM Register Masks
* @ {
*/
/* PLASC Bit Fields */
#define MCM PLASC ASC MASK
                                               0xFFu
#define MCM PLASC ASC SHIFT
#define MCM_PLASC_ASC_WIDTH
#define MCM_PLASC_ASC(x)
(((uint16 t)(((uint16 t)(x)) << MCM PLASC ASC SHIFT))&MCM PLASC ASC MASK)
/* PLAMC Bit Fields */
#define MCM PLAMC AMC MASK
                                                0xFFu
#define MCM PLAMC AMC SHIFT
                                                0
#define MCM PLAMC AMC WIDTH
#define MCM PLAMC AMC(x)
(((uint16 t)(((uint16 t)(x)) << MCM PLAMC AMC SHIFT))&MCM PLAMC AMC MASK)
/* PLACR Bit Fields */
#define MCM PLACR ARB MASK
                                                0x200u
#define MCM PLACR ARB SHIFT
                                                9
#define MCM PLACR ARB WIDTH
#define MCM PLACR ARB(x)
(((uint32 t)(((uint32 t)(x))<<MCM PLACR ARB SHIFT))&MCM PLACR ARB MASK)
#define MCM PLACR CFCC MASK
                                               0x400u
#define MCM_PLACR_CFCC_SHIFT
                                                10
#define MCM_PLACR_CFCC_WIDTH
#define MCM PLACR CFCC(x)
(((uint32 t)(((uint32 t)(x)) << MCM PLACR CFCC SHIFT)) & MCM PLACR CFCC MASK)
#define MCM PLACR DFCDA MASK
                                               0x800u
#define MCM PLACR DFCDA SHIFT
                                                11
#define MCM PLACR DFCDA WIDTH
                                                1
```

```
#define MCM PLACR DFCDA(x)
(((uint32 t)(((uint32 t)(x))<<MCM PLACR DFCDA SHIFT))&MCM PLACR DFCDA MAS
#define MCM PLACR DFCIC MASK
                                                  0x1000u
#define MCM PLACR DFCIC SHIFT
                                                  12
#define MCM PLACR DFCIC WIDTH
                                                  1
#define MCM PLACR DFCIC(x)
(((uint32 t)(((uint32 t)(x)) << MCM PLACR DFCIC SHIFT)) & MCM PLACR DFCIC MAS
#define MCM PLACR DFCC MASK
                                                  0x2000u
#define MCM PLACR DFCC SHIFT
                                                  13
#define MCM PLACR DFCC WIDTH
                                                  1
#define MCM PLACR DFCC(x)
(((uint32 t)(((uint32 t)(x))<<MCM PLACR DFCC SHIFT))&MCM PLACR DFCC MASK)
#define MCM PLACR EFDS MASK
                                                  0x4000u
#define MCM PLACR EFDS SHIFT
                                                  14
#define MCM PLACR EFDS WIDTH
#define MCM PLACR EFDS(x)
(((uint32 t)(((uint32 t)(x))<<MCM PLACR EFDS SHIFT))&MCM PLACR EFDS MASK)
#define MCM PLACR DFCS MASK
                                                  0x8000u
#define MCM_PLACR_DFCS_SHIFT
                                                  1.5
#define MCM PLACR DFCS WIDTH
#define MCM PLACR DFCS(x)
(((uint32 t)(((uint32 t)(x)) << MCM PLACR DFCS SHIFT))&MCM PLACR DFCS MASK)
#define MCM PLACR ESFC MASK
                                                  0x10000u
#define MCM PLACR ESFC SHIFT
                                                  16
#define MCM PLACR ESFC WIDTH
                                                  1
#define MCM PLACR ESFC(x)
(((uint32 t)(((uint32 t)(x))<<MCM PLACR ESFC SHIFT))&MCM PLACR ESFC MASK)
/* CPO Bit Fields */
#define MCM CPO CPOREQ_MASK
                                                  0x1u
#define MCM CPO CPOREQ SHIFT
                                                  \cap
#define MCM CPO CPOREO WIDTH
                                                  1
#define MCM CPO CPOREQ(x)
(((uint32 t)(((uint32 t)(x)) << MCM CPO CPOREQ SHIFT))& MCM CPO CPOREQ MASK)
#define MCM CPO CPOACK MASK
                                                  0x2u
#define MCM_CPO_CPOACK_SHIFT
#define MCM_CPO_CPOACK_WIDTH
#define MCM CPO CPOACK(x)
(((uint32 t)(((uint32 t)(x)) << MCM CPO CPOACK SHIFT))& MCM CPO CPOACK MASK)
#define MCM CPO CPOWOI MASK
                                                  0x4u
#define MCM CPO CPOWOI SHIFT
                                                  2
#define MCM CPO CPOWOI WIDTH
                                                  1
#define MCM CPO CPOWOI(x)
(((uint32_t)(((uint32_t)(x))<<MCM CPO CPOWOI SHIFT))&MCM CPO CPOWOI MASK)
/*!
* @ }
*/ /* end of group MCM Register Masks */
/* MCM - Peripheral instance base addresses */
/** Peripheral MCM base address */
#define MCM BASE
                                                   (0xF0003000u)
/** Peripheral MCM base pointer */
#define MCM
                                                   ((MCM Type *)MCM BASE)
#define MCM BASE PTR
                                                   (MCM)
/** Array initializer of MCM peripheral base addresses */
                                                  { MCM BASE }
#define MCM BASE ADDRS
/** Array initializer of MCM peripheral base pointers */
```

```
#define MCM BASE PTRS
                                         { MCM }
  -- MCM - Register accessor macros
  ______
---- */
/ * !
* @addtogroup MCM Register Accessor Macros MCM - Register accessor
macros
* @ {
* /
/* MCM - Register instance definitions */
/* MCM */
#define MCM PLASC
                                         MCM PLASC REG(MCM)
                                          MCM PLAMC REG (MCM)
#define MCM PLAMC
#define MCM PLACR
                                          MCM PLACR REG(MCM)
#define MCM CPO
                                          MCM CPO REG(MCM)
/*!
* @ }
*/ /* end of group MCM Register Accessor Macros */
/*!
* @ }
*/ /* end of group MCM Peripheral Access Layer */
/* -----
  -- MTB Peripheral Access Layer
  ______
---- */
/*!
* @addtogroup MTB Peripheral Access Layer MTB Peripheral Access Layer
* @ {
*/
/** MTB - Register Layout Typedef */
typedef struct {
__IO uint32_t POSITION;
                                            /**< MTB Position
Register, offset: 0x0 */
                                            /**< MTB Master
 IO uint32 t MASTER;
Register, offset: 0x4 */
 IO uint32 t FLOW;
                                            /**< MTB Flow
Register, offset: 0x8 */
I uint32 t BASE;
                                            /**< MTB Base
Register, offset: 0xC */
    uint8_t RESERVED_0[3824];
  I uint32 t MODECTRL;
                                           /**< Integration Mode
Control Register, offset: 0xF00 */
     uint8 t RESERVED 1[156];
                                           /**< Claim TAG Set
  I uint32 t TAGSET;
Register, offset: 0xFA0 */
```

```
__I uint32_t TAGCLEAR;
                                                 /**< Claim TAG Clear
Register, offset: 0xFA4 */
   uint8_t RESERVED_2[8];
   _I uint32_t LOCKACCESS;
                                                 /**< Lock Access
Register, offset: 0xFB0 */
I uint32 t LOCKSTAT;
                                                 /**< Lock Status
Register, offset: 0xFB4 */
 I uint32 t AUTHSTAT;
                                                 /**< Authentication
Status Register, offset: 0xFB8 */
  I uint32 t DEVICEARCH;
                                                 /**< Device
Architecture Register, offset: 0xFBC */
    uint8_t RESERVED_3[8];
   _I uint32_t DEVICECFG;
                                                 /**< Device
Configuration Register, offset: 0xFC8 */
                                                 /**< Device Type
  I uint32 t DEVICETYPID;
Identifier Register, offset: 0xFCC */
 __I uint32_t PERIPHID[8];
                                                 /**< Peripheral ID
Register, array offset: 0xFD0, array step: 0x4 */
I uint32 t COMPID[4];
                                                 /**< Component ID
Register, array offset: 0xFF0, array step: 0x4 */
} MTB Type, *MTB MemMapPtr;
/* -----
  -- MTB - Register accessor macros
---- */
/*!
* @addtogroup MTB Register Accessor Macros MTB - Register accessor
macros
* @ {
 * /
/* MTB - Register accessors */
#define MTB POSITION REG(base)
                                               ((base)->POSITION)
#define MTB_MASTER_REG(base)
                                               ((base)->MASTER)
#define MTB FLOW REG(base)
                                               ((base)->FLOW)
#define MTB BASE REG(base)
                                               ((base)->BASE)
#define MTB MODECTRL REG(base)
                                               ((base)->MODECTRL)
#define MTB TAGSET REG(base)
                                               ((base)->TAGSET)
#define MTB TAGCLEAR REG(base)
                                               ((base)->TAGCLEAR)
#define MTB LOCKACCESS REG(base)
                                               ((base)->LOCKACCESS)
#define MTB_LOCKSTAT_REG(base)
                                               ((base)->LOCKSTAT)
#define MTB_AUTHSTAT_REG(base)
                                               ((base)->AUTHSTAT)
#define MTB DEVICEARCH REG(base)
                                               ((base)->DEVICEARCH)
#define MTB DEVICECFG REG(base)
                                               ((base)->DEVICECFG)
#define MTB DEVICETYPID REG(base)
                                               ((base)->DEVICETYPID)
#define MTB PERIPHID REG(base,index)
                                               ((base)-
>PERIPHID[index])
#define MTB PERIPHID COUNT
#define MTB_COMPID_REG(base,index)
                                               ((base) ->COMPID[index])
#define MTB COMPID COUNT
/ * !
* @ }
 */ /* end of group MTB Register Accessor Macros */
```

```
-- MTB Register Masks
---- */
/*!
 * @addtogroup MTB Register Masks MTB Register Masks
* /
/* POSITION Bit Fields */
#define MTB POSITION WRAP MASK
                                                  0x4u
#define MTB POSITION WRAP SHIFT
#define MTB POSITION WRAP WIDTH
#define MTB POSITION WRAP(x)
(((uint32_t)(((uint32_t)(x)) << MTB_POSITION_WRAP_SHIFT)) & MTB_POSITION_WRAP
MASK)
#define MTB POSITION POINTER MASK
                                                 0xFFFFFFF8u
#define MTB POSITION POINTER SHIFT
#define MTB POSITION POINTER WIDTH
                                                  29
#define MTB POSITION POINTER(x)
(((uint32 t)(((uint32 t)(x))<<MTB POSITION POINTER SHIFT))&MTB POSITION P
OINTER MASK)
/* MASTER Bit Fields */
#define MTB MASTER MASK MASK
                                                  0 \times 1 F_{11}
#define MTB MASTER MASK SHIFT
                                                  \cap
#define MTB MASTER MASK WIDTH
#define MTB MASTER MASK(x)
(((uint32_t)(((uint32_t)(x))<<MTB MASTER MASK SHIFT))&MTB MASTER MASK MAS
K)
#define MTB MASTER TSTARTEN MASK
                                                  0x20u
#define MTB MASTER TSTARTEN SHIFT
#define MTB MASTER TSTARTEN WIDTH
#define MTB MASTER TSTARTEN(x)
(((uint32 t)(((uint32 t)(x))<<MTB MASTER TSTARTEN SHIFT))&MTB MASTER TSTA
RTEN MASK)
#define MTB_MASTER_TSTOPEN_MASK
                                                  0x40u
#define MTB MASTER TSTOPEN SHIFT
#define MTB MASTER TSTOPEN WIDTH
#define MTB MASTER TSTOPEN(x)
(((uint32 t)(((uint32 t)(x))<<MTB MASTER TSTOPEN SHIFT))&MTB MASTER TSTOP
EN MASK)
#define MTB MASTER SFRWPRIV MASK
                                                  0x80u
#define MTB MASTER SFRWPRIV SHIFT
#define MTB_MASTER_SFRWPRIV_WIDTH
                                                  1
#define MTB MASTER SFRWPRIV(x)
(((uint32 t)(((uint32 t)(x)) << MTB MASTER SFRWPRIV SHIFT)) & MTB MASTER SFRW
PRIV MASK)
#define MTB MASTER RAMPRIV MASK
                                                  0x100u
#define MTB MASTER RAMPRIV SHIFT
#define MTB MASTER RAMPRIV WIDTH
                                                  1
#define MTB MASTER RAMPRIV(x)
(((uint32 t)(((uint32 t)(x))<<MTB MASTER RAMPRIV SHIFT))&MTB MASTER RAMPR
IV MASK)
#define MTB MASTER HALTREQ MASK
                                                  0x200u
#define MTB MASTER HALTREQ SHIFT
                                                  9
#define MTB MASTER HALTREQ WIDTH
                                                  1
```

```
#define MTB MASTER HALTREQ(x)
(((uint32 t)(((uint32 t)(x))<<MTB MASTER HALTREQ SHIFT))&MTB MASTER HALTR
EQ MASK)
#define MTB MASTER EN MASK
                                                 0x80000000u
#define MTB MASTER EN SHIFT
                                                  31
#define MTB MASTER EN WIDTH
#define MTB MASTER EN(x)
(((uint32 t)(((uint32 t)(x)) << MTB MASTER EN SHIFT)) & MTB MASTER EN MASK)
/* FLOW Bit Fields */
#define MTB FLOW AUTOSTOP MASK
                                                 0x1u
#define MTB FLOW AUTOSTOP SHIFT
                                                 \cap
#define MTB FLOW AUTOSTOP WIDTH
                                                  1
#define MTB FLOW AUTOSTOP(x)
(((uint32 t)(((uint32 t)(x))<<MTB FLOW AUTOSTOP SHIFT))&MTB FLOW AUTOSTOP
#define MTB FLOW AUTOHALT MASK
                                                 0x2u
#define MTB FLOW AUTOHALT SHIFT
                                                 1
#define MTB FLOW AUTOHALT WIDTH
#define MTB FLOW AUTOHALT(x)
(((uint32 t)(((uint32 t)(x))<<MTB FLOW AUTOHALT SHIFT))&MTB FLOW AUTOHALT
MASK)
#define MTB FLOW WATERMARK MASK
                                                 0xFFFFFFF8u
#define MTB FLOW WATERMARK SHIFT
                                                  3
                                                  29
#define MTB FLOW WATERMARK WIDTH
#define MTB FLOW WATERMARK(x)
(((uint32 t)(((uint32 t)(x))<<MTB FLOW WATERMARK SHIFT))&MTB FLOW WATERMA
RK MASK)
/* BASE Bit Fields */
#define MTB BASE BASEADDR MASK
                                                 0xFFFFFFFFu
#define MTB BASE BASEADDR SHIFT
                                                 32
#define MTB BASE BASEADDR WIDTH
#define MTB BASE BASEADDR(x)
(((uint32 t)(((uint32 t)(x))<<MTB BASE BASEADDR SHIFT))&MTB BASE BASEADDR
MASK)
/* MODECTRL Bit Fields */
#define MTB MODECTRL MODECTRL MASK
                                                 0xFFFFFFFFu
#define MTB MODECTRL MODECTRL SHIFT
#define MTB_MODECTRL_MODECTRL_WIDTH
#define MTB MODECTRL MODECTRL(x)
(((uint32 t)(((uint32 t)(x))<<MTB MODECTRL MODECTRL SHIFT))&MTB MODECTRL
MODECTRL MASK)
/* TAGSET Bit Fields */
#define MTB TAGSET TAGSET MASK
                                                 0xFFFFFFFFu
#define MTB TAGSET TAGSET SHIFT
                                                 \cap
#define MTB_TAGSET_TAGSET_WIDTH
#define MTB_TAGSET_TAGSET(x)
(((uint32 t)(((uint32 t)(x))<<MTB TAGSET TAGSET SHIFT))&MTB TAGSET TAGSET
MASK)
/* TAGCLEAR Bit Fields */
#define MTB TAGCLEAR TAGCLEAR MASK
                                                0xFFFFFFFFu
#define MTB_TAGCLEAR TAGCLEAR SHIFT
#define MTB TAGCLEAR TAGCLEAR WIDTH
                                                 32
#define MTB TAGCLEAR TAGCLEAR(x)
(((uint32 t)(((uint32 t)(x))<<MTB TAGCLEAR TAGCLEAR SHIFT))&MTB TAGCLEAR
TAGCLEAR MASK)
/* LOCKACCESS Bit Fields */
#define MTB LOCKACCESS LOCKACCESS MASK
                                                0xFFFFFFFFu
#define MTB LOCKACCESS LOCKACCESS SHIFT
#define MTB LOCKACCESS LOCKACCESS WIDTH
```

```
#define MTB LOCKACCESS LOCKACCESS(x)
(((uint32 t)(((uint32 t)(x))<<MTB LOCKACCESS LOCKACCESS SHIFT))&MTB LOCKA
CCESS LOCKACCESS MASK)
/* LOCKSTAT Bit Fields */
#define MTB LOCKSTAT LOCKSTAT MASK
                                                (177777777X)
#define MTB LOCKSTAT LOCKSTAT SHIFT
#define MTB LOCKSTAT LOCKSTAT WIDTH
                                                 32
#define MTB LOCKSTAT LOCKSTAT(x)
(((uint32 t)(((uint32_t)(x)) << MTB_LOCKSTAT_LOCKSTAT_SHIFT)) &MTB_LOCKSTAT_
LOCKSTAT MASK)
/* AUTHSTAT Bit Fields */
#define MTB AUTHSTAT BITO MASK
                                                 0x1u
#define MTB AUTHSTAT BITO SHIFT
#define MTB AUTHSTAT BIT0 WIDTH
#define MTB AUTHSTAT BIT0(x)
(((uint32 t)(((uint32 t)(x))<<MTB AUTHSTAT BIT0 SHIFT))&MTB AUTHSTAT BIT0
MASK)
#define MTB AUTHSTAT BIT1 MASK
                                                 0x2u
#define MTB AUTHSTAT BIT1 SHIFT
                                                 1
#define MTB AUTHSTAT BIT1 WIDTH
#define MTB AUTHSTAT BIT1(x)
(((uint32 t)(((uint32 t)(x))<<MTB AUTHSTAT BIT1 SHIFT))&MTB AUTHSTAT BIT1
MASK)
#define MTB AUTHSTAT BIT2 MASK
                                                 0x4u
#define MTB AUTHSTAT BIT2 SHIFT
                                                 2
#define MTB AUTHSTAT BIT2 WIDTH
#define MTB AUTHSTAT BIT2(x)
(((uint32 t)(((uint32 t)(x))<<MTB AUTHSTAT BIT2 SHIFT))&MTB AUTHSTAT BIT2
MASK)
#define MTB AUTHSTAT BIT3 MASK
                                                 0x8u
#define MTB AUTHSTAT BIT3 SHIFT
                                                 3
#define MTB AUTHSTAT BIT3 WIDTH
#define MTB AUTHSTAT BIT3(x)
(((uint32 t)(((uint32 t)(x))<<MTB AUTHSTAT BIT3 SHIFT))&MTB AUTHSTAT BIT3
MASK)
/* DEVICEARCH Bit Fields */
#define MTB DEVICEARCH DEVICEARCH MASK
                                                 0xFFFFFFFFu
#define MTB_DEVICEARCH_DEVICEARCH_SHIFT
#define MTB DEVICEARCH DEVICEARCH WIDTH
                                                 32
#define MTB DEVICEARCH DEVICEARCH(x)
(((uint32 t)(((uint32 t)(x)) << MTB DEVICEARCH DEVICEARCH SHIFT)) & MTB DEVIC
EARCH DEVICEARCH MASK)
/* DEVICECFG Bit Fields */
#define MTB DEVICECFG DEVICECFG MASK
                                                0xFFFFFFFFu
#define MTB_DEVICECFG_DEVICECFG_SHIFT
#define MTB_DEVICECFG_DEVICECFG_WIDTH
                                                 32
#define MTB DEVICECFG DEVICECFG(x)
(((uint32 t)(((uint32 t)(x)) << MTB DEVICECFG DEVICECFG SHIFT)) & MTB DEVICEC
FG DEVICECFG MASK)
/* DEVICETYPID Bit Fields */
#define MTB DEVICETYPID DEVICETYPID MASK
                                                0xFFFFFFFFu
#define MTB DEVICETYPID DEVICETYPID SHIFT
#define MTB DEVICETYPID DEVICETYPID WIDTH
                                                 32
#define MTB DEVICETYPID DEVICETYPID(x)
(((uint32 t)(((uint32 t)(x))<<MTB DEVICETYPID DEVICETYPID SHIFT))&MTB DEV
ICETYPID DEVICETYPID MASK)
/* PERIPHID Bit Fields */
#define MTB PERIPHID PERIPHID MASK
                                                 0xFFFFFFFFu
#define MTB PERIPHID PERIPHID SHIFT
#define MTB PERIPHID PERIPHID WIDTH
                                                 32
```

```
#define MTB PERIPHID PERIPHID(x)
(((uint32 t)(((uint32 t)(x))<<MTB PERIPHID PERIPHID SHIFT))&MTB PERIPHID
PERIPHID MASK)
/* COMPID Bit Fields */
#define MTB COMPID COMPID MASK
                                                0×FFFFFFFF11
#define MTB COMPID COMPID SHIFT
#define MTB COMPID COMPID WIDTH
                                                 32
#define MTB COMPID COMPID(x)
(((uint32 t)(((uint32 t)(x))<<MTB COMPID COMPID SHIFT))&MTB COMPID COMPID
MASK)
/*!
* @ }
*/ /* end of group MTB Register Masks */
/* MTB - Peripheral instance base addresses */
/** Peripheral MTB base address */
                                                 (0xF0000000u)
#define MTB BASE
/** Peripheral MTB base pointer */
#define MTB
                                                 ((MTB Type *)MTB BASE)
                                                 (MTB)
#define MTB BASE PTR
/** Array initializer of MTB peripheral base addresses */
#define MTB BASE ADDRS
/** Array initializer of MTB peripheral base pointers */
#define MTB BASE PTRS
                                                { MTB }
/* -----
   -- MTB - Register accessor macros
---- */
* @addtogroup MTB Register Accessor Macros MTB - Register accessor
macros
* @ {
* /
/* MTB - Register instance definitions */
/* MTB */
#define MTB POSITION
                                                MTB POSITION REG(MTB)
#define MTB MASTER
                                                MTB MASTER REG(MTB)
#define MTB FLOW
                                                MTB FLOW REG (MTB)
#define MTB_BASEr
                                                MTB BASE REG (MTB)
#define MTB MODECTRL
                                                MTB MODECTRL REG (MTB)
#define MTB_TAGSET
                                                MTB TAGSET REG(MTB)
#define MTB TAGCLEAR
                                                MTB TAGCLEAR REG (MTB)
#define MTB LOCKACCESS
                                                MTB LOCKACCESS REG (MTB)
#define MTB LOCKSTAT
                                                MTB LOCKSTAT REG (MTB)
#define MTB AUTHSTAT
                                                MTB AUTHSTAT REG (MTB)
#define MTB DEVICEARCH
                                                MTB DEVICEARCH_REG (MTB)
#define MTB DEVICECFG
                                                MTB DEVICECFG REG(MTB)
#define MTB DEVICETYPID
                                                MTB DEVICETYPID REG (MTB)
#define MTB PERIPHID4
                                                MTB PERIPHID REG (MTB, 0)
#define MTB PERIPHID5
                                                MTB PERIPHID REG(MTB, 1)
#define MTB PERIPHID6
                                                MTB PERIPHID REG(MTB, 2)
#define MTB PERIPHID7
                                                MTB PERIPHID REG(MTB, 3)
#define MTB PERIPHID0
                                                MTB PERIPHID REG (MTB, 4)
```

```
#define MTB PERIPHID1
                                              MTB PERIPHID REG(MTB, 5)
#define MTB PERIPHID2
                                              MTB PERIPHID REG (MTB, 6)
#define MTB PERIPHID3
                                              MTB PERIPHID REG(MTB, 7)
#define MTB_COMPID0
                                              MTB COMPID REG(MTB, 0)
#define MTB COMPID1
                                              MTB COMPID REG(MTB, 1)
#define MTB COMPID2
                                              MTB COMPID REG(MTB, 2)
#define MTB COMPID3
                                              MTB COMPID REG(MTB, 3)
/* MTB - Register array accessors */
#define MTB PERIPHID(index)
MTB PERIPHID REG(MTB, index)
#define MTB COMPID(index)
MTB COMPID REG(MTB, index)
/*!
* @ }
 */ /* end of group MTB_Register_Accessor_Macros */
/*!
 * @ }
 */ /* end of group MTB Peripheral Access Layer */
/* -----
  -- MTBDWT Peripheral Access Layer
  ______
----- */
/*!
* @addtogroup MTBDWT Peripheral Access Layer MTBDWT Peripheral Access
Layer
 * @ {
 */
/** MTBDWT - Register Layout Typedef */
typedef struct {
                                                /**< MTB DWT Control
 I uint32 t CTRL;
Register, offset: 0x0 */
     uint8 t RESERVED 0[28];
                                                /* offset: 0x20, array
 struct {
step: 0x10 */
    IO uint32 t COMP;
                                                  /**< MTB DWT
Comparator Register, array offset: 0x20, array step: 0x10 */
                                                  /**< MTB DWT
    __IO uint32_t MASK;
Comparator Mask Register, array offset: 0x24, array step: 0x10 */
                                                 /**< MTB DWT
   IO uint32 t FCT;
Comparator Function Register 0..MTB DWT Comparator Function Register 1,
array offset: 0x28, array step: 0x10 */
       uint8 t RESERVED 0[4];
 } COMPARATOR[2];
     uint8 t RESERVED 1[448];
   IO uint3\overline{2}_t TBCTRL;
                                                /**< MTB DWT Trace
Buffer Control Register, offset: 0x200 */
     uint8 t RESERVED 2[3524];
   I uint32 t DEVICECFG;
                                                /**< Device
Configuration Register, offset: 0xFC8 */
                                               /**< Device Type
  I uint32 t DEVICETYPID;
Identifier Register, offset: 0xFCC */
```

```
_I uint32_t PERIPHID[8];
                                                /**< Peripheral ID
Register, array offset: 0xFD0, array step: 0x4 */
I uint32 t COMPID[4];
                                                 /**< Component ID
Register, array offset: 0xFF0, array step: 0x4 */
} MTBDWT Type, *MTBDWT MemMapPtr;
/* -----
  -- MTBDWT - Register accessor macros
_____ */
/ * !
* @addtogroup MTBDWT Register Accessor Macros MTBDWT - Register accessor
macros
* @ {
 */
/* MTBDWT - Register accessors */
#define MTBDWT CTRL REG(base)
                                               ((base)->CTRL)
#define MTBDWT COMP REG(base,index)
                                               ((base)-
>COMPARATOR[index].COMP)
#define MTBDWT COMP COUNT
#define MTBDWT MASK REG(base,index)
                                               ((base)-
>COMPARATOR[index].MASK)
#define MTBDWT MASK COUNT
#define MTBDWT FCT REG(base,index)
                                               ((base)-
>COMPARATOR[index].FCT)
#define MTBDWT FCT COUNT
#define MTBDWT TBCTRL REG(base)
                                              ((base)->TBCTRL)
#define MTBDWT DEVICECFG REG(base)
                                              ((base)->DEVICECFG)
#define MTBDWT DEVICETYPID REG(base)
                                              ((base) ->DEVICETYPID)
#define MTBDWT PERIPHID REG(base, index)
                                              ((base)-
>PERIPHID[index])
#define MTBDWT_PERIPHID_COUNT
#define MTBDWT_COMPID_REG(base,index)
                                               ((base) ->COMPID[index])
#define MTBDWT_COMPID_COUNT
/*!
* @ }
 */ /* end of group MTBDWT Register Accessor Macros */
  -- MTBDWT Register Masks
---- */
 * @addtogroup MTBDWT Register Masks MTBDWT Register Masks
 * @ {
 * /
/* CTRL Bit Fields */
#define MTBDWT CTRL DWTCFGCTRL MASK
                                             0xFFFFFFFu
#define MTBDWT CTRL DWTCFGCTRL SHIFT
#define MTBDWT CTRL DWTCFGCTRL WIDTH
                                              28
```

```
#define MTBDWT CTRL DWTCFGCTRL(x)
(((uint32 t)(((uint32 t)(x))<<MTBDWT CTRL DWTCFGCTRL SHIFT))&MTBDWT CTRL
DWTCFGCTRL MASK)
#define MTBDWT CTRL NUMCMP MASK
                                                  0xF0000000u
#define MTBDWT CTRL NUMCMP SHIFT
                                                  28
#define MTBDWT CTRL NUMCMP WIDTH
#define MTBDWT CTRL NUMCMP(x)
(((uint32 t)(((uint32 t)(x))<<MTBDWT CTRL NUMCMP SHIFT))&MTBDWT CTRL NUMC
MP MASK)
/* COMP Bit Fields */
#define MTBDWT COMP COMP MASK
                                                  0xFFFFFFFFu
#define MTBDWT COMP COMP SHIFT
#define MTBDWT COMP COMP WIDTH
                                                  32
#define MTBDWT COMP COMP(x)
(((uint32 t)(((uint32 t)(x))<<MTBDWT COMP COMP SHIFT))&MTBDWT COMP COMP M
ASK)
/* MASK Bit Fields */
#define MTBDWT MASK MASK MASK
                                                  0x1Fu
#define MTBDWT MASK MASK SHIFT
                                                  \cap
#define MTBDWT MASK MASK WIDTH
#define MTBDWT MASK MASK(x)
(((uint32 t)(((uint32 t)(x))<<MTBDWT MASK MASK SHIFT))&MTBDWT MASK MASK M
ASK)
/* FCT Bit Fields */
#define MTBDWT FCT FUNCTION MASK
                                                 0xFu
#define MTBDWT FCT FUNCTION SHIFT
#define MTBDWT FCT FUNCTION WIDTH
#define MTBDWT FCT FUNCTION(x)
(((uint32 t)(((uint32 t)(x)) << MTBDWT FCT FUNCTION SHIFT))&MTBDWT FCT FUNC
TION MASK)
#define MTBDWT FCT DATAVMATCH MASK
                                                  0x100u
#define MTBDWT FCT DATAVMATCH SHIFT
                                                  8
#define MTBDWT FCT DATAVMATCH WIDTH
                                                  1
#define MTBDWT FCT DATAVMATCH(x)
(((uint32 t)(((uint32 t)(x))<<MTBDWT FCT DATAVMATCH SHIFT))&MTBDWT FCT DA
TAVMATCH MASK)
#define MTBDWT_FCT_DATAVSIZE_MASK
                                                  0xC00u
#define MTBDWT_FCT_DATAVSIZE_SHIFT
                                                  10
#define MTBDWT FCT DATAVSIZE WIDTH
#define MTBDWT FCT DATAVSIZE(x)
(((uint32 t)(((uint32 t)(x)) << MTBDWT FCT DATAVSIZE SHIFT)) & MTBDWT FCT DAT
AVSIZE MASK)
#define MTBDWT FCT DATAVADDRO MASK
                                                  0×F00011
#define MTBDWT FCT DATAVADDR0 SHIFT
                                                  12
#define MTBDWT_FCT_DATAVADDR0_WIDTH
#define MTBDWT_FCT_DATAVADDR0(x)
(((uint32 t)(((uint32 t)(x))<<MTBDWT FCT DATAVADDRO SHIFT))&MTBDWT FCT DA
TAVADDRO MASK)
#define MTBDWT FCT MATCHED MASK
                                                  0x1000000u
#define MTBDWT FCT MATCHED SHIFT
                                                  24
#define MTBDWT FCT MATCHED WIDTH
#define MTBDWT FCT MATCHED(x)
(((uint32 t)(((uint32 t)(x))<<MTBDWT FCT MATCHED SHIFT))&MTBDWT FCT MATCH
ED MASK)
/* TBCTRL Bit Fields */
#define MTBDWT TBCTRL ACOMPO MASK
                                                 0x111
#define MTBDWT TBCTRL ACOMPO SHIFT
                                                  \cap
#define MTBDWT TBCTRL ACOMPO WIDTH
```

```
#define MTBDWT TBCTRL ACOMP0(x)
(((uint32 t)(((uint32 t)(x)) << MTBDWT TBCTRL ACOMPO SHIFT)) & MTBDWT TBCTRL
ACOMPO MASK)
#define MTBDWT_TBCTRL_ACOMP1_MASK
                                                 0x2u
#define MTBDWT TBCTRL ACOMP1 SHIFT
#define MTBDWT TBCTRL ACOMP1 WIDTH
#define MTBDWT TBCTRL ACOMP1(x)
(((uint32 t)(((uint32 t)(x))<<MTBDWT TBCTRL ACOMP1 SHIFT))&MTBDWT TBCTRL
ACOMP1 MASK)
#define MTBDWT TBCTRL NUMCOMP MASK
                                                0xF0000000u
#define MTBDWT TBCTRL NUMCOMP SHIFT
                                                 28
#define MTBDWT_TBCTRL_NUMCOMP_WIDTH
#define MTBDWT_TBCTRL NUMCOMP(x)
(((uint32 t)(((uint32 t)(x))<<MTBDWT TBCTRL NUMCOMP SHIFT))&MTBDWT TBCTRL
NUMCOMP MASK)
/* DEVICECFG Bit Fields */
#define MTBDWT DEVICECFG DEVICECFG MASK
                                               0xffffffffu
#define MTBDWT DEVICECFG DEVICECFG SHIFT
#define MTBDWT DEVICECFG DEVICECFG WIDTH
                                                32
#define MTBDWT DEVICECFG DEVICECFG(x)
(((uint32 t)(((uint32 t)(x))<<MTBDWT DEVICECFG DEVICECFG SHIFT))&MTBDWT D
EVICECFG DEVICECFG MASK)
/* DEVICETYPID Bit Fields */
#define MTBDWT DEVICETYPID DEVICETYPID MASK
                                               0xFFFFFFFFu
#define MTBDWT DEVICETYPID DEVICETYPID SHIFT
#define MTBDWT DEVICETYPID DEVICETYPID WIDTH
                                                32
#define MTBDWT DEVICETYPID DEVICETYPID(x)
(((uint32 t)(((uint32 t)(x))<<MTBDWT DEVICETYPID DEVICETYPID SHIFT))&MTBD
WT DEVICETYPID DEVICETYPID MASK)
/* PERIPHID Bit Fields */
#define MTBDWT PERIPHID PERIPHID MASK
                                               0xFFFFFFFFu
#define MTBDWT PERIPHID PERIPHID SHIFT
#define MTBDWT PERIPHID PERIPHID WIDTH
                                                32
#define MTBDWT PERIPHID PERIPHID(x)
(((uint32 t)(((uint32 t)(x))<<MTBDWT PERIPHID PERIPHID SHIFT))&MTBDWT PER
IPHID PERIPHID MASK)
/* COMPID Bit Fields */
#define MTBDWT_COMPID_COMPID_MASK
                                                0xFFFFFFFFu
#define MTBDWT_COMPID_COMPID_SHIFT
#define MTBDWT COMPID COMPID WIDTH
                                                32
#define MTBDWT COMPID COMPID(x)
(((uint32 t)(((uint32 t)(x))<<MTBDWT COMPID COMPID SHIFT))&MTBDWT COMPID
COMPID MASK)
/*!
*/ /* end of group MTBDWT Register Masks */
/* MTBDWT - Peripheral instance base addresses */
/** Peripheral MTBDWT base address */
#define MTBDWT BASE
                                                (0xF0001000u)
/** Peripheral MTBDWT base pointer */
#define MTBDWT
                                                 ((MTBDWT Type
*)MTBDWT BASE)
#define MTBDWT BASE PTR
                                                 (MTBDWT)
/** Array initializer of MTBDWT peripheral base addresses */
#define MTBDWT BASE ADDRS
                                                { MTBDWT BASE }
/** Array initializer of MTBDWT peripheral base pointers */
                                                 { MTBDWT }
#define MTBDWT BASE PTRS
```

```
-- MTBDWT - Register accessor macros
---- */
 * @addtogroup MTBDWT Register Accessor Macros MTBDWT - Register accessor
macros
* @ {
 */
/* MTBDWT - Register instance definitions */
/* MTBDWT */
#define MTBDWT CTRL
                                                   MTBDWT CTRL REG (MTBDWT)
#define MTBDWT COMP0
MTBDWT COMP REG (MTBDWT, 0)
#define MTBDWT MASKO
MTBDWT MASK REG(MTBDWT, 0)
#define MTBDWT FCT0
                                                   MTBDWT FCT REG(MTBDWT, 0)
#define MTBDWT COMP1
MTBDWT COMP REG (MTBDWT, 1)
#define MTBDWT MASK1
MTBDWT MASK REG (MTBDWT, 1)
#define MTBDWT FCT1
                                                   MTBDWT FCT REG(MTBDWT, 1)
#define MTBDWT TBCTRL
MTBDWT TBCTRL REG(MTBDWT)
#define MTBDWT DEVICECFG
MTBDWT DEVICECFG REG (MTBDWT)
#define MTBDWT DEVICETYPID
MTBDWT DEVICETYPID REG(MTBDWT)
#define MTBDWT PERIPHID4
MTBDWT PERIPHID REG(MTBDWT, 0)
#define MTBDWT PERIPHID5
MTBDWT PERIPHID REG (MTBDWT, 1)
#define MTBDWT_PERIPHID6
MTBDWT PERIPHID REG(MTBDWT, 2)
#define MTBDWT PERIPHID7
MTBDWT PERIPHID REG (MTBDWT, 3)
#define MTBDWT PERIPHID0
MTBDWT PERIPHID REG(MTBDWT, 4)
#define MTBDWT PERIPHID1
MTBDWT PERIPHID REG (MTBDWT, 5)
#define MTBDWT PERIPHID2
MTBDWT PERIPHID REG (MTBDWT, 6)
#define MTBDWT PERIPHID3
MTBDWT PERIPHID REG (MTBDWT, 7)
#define MTBDWT COMPID0
MTBDWT COMPID REG(MTBDWT,0)
#define MTBDWT COMPID1
MTBDWT COMPID REG (MTBDWT, 1)
#define MTBDWT COMPID2
MTBDWT COMPID REG (MTBDWT, 2)
#define MTBDWT COMPID3
MTBDWT COMPID REG (MTBDWT, 3)
```

/* MTBDWT - Register array accessors */

```
#define MTBDWT COMP(index)
MTBDWT COMP REG (MTBDWT, index)
#define MTBDWT MASK(index)
MTBDWT MASK REG(MTBDWT, index)
#define MTBDWT FCT(index)
MTBDWT FCT REG(MTBDWT, index)
#define MTBDWT PERIPHID(index)
MTBDWT PERIPHID REG(MTBDWT, index)
#define MTBDWT COMPID(index)
MTBDWT COMPID REG(MTBDWT, index)
/*!
* @ }
 */ /* end of group MTBDWT Register Accessor Macros */
/*!
 * @ }
 */ /* end of group MTBDWT Peripheral Access Layer */
   -- NV Peripheral Access Layer
---- */
/*!
 * @addtogroup NV Peripheral Access Layer NV Peripheral Access Layer
 * @ {
 */
/** NV - Register Layout Typedef */
typedef struct {
  I uint8 t BACKKEY3;
                                                   /**< Backdoor
Comparison Key 3., offset: 0x0 */
  __I uint8_t BACKKEY2;
                                                   /**< Backdoor
Comparison Key 2., offset: 0x1 */
  I uint8 t BACKKEY1;
                                                   /**< Backdoor
Comparison Key 1., offset: 0x2 */
                                                   /**< Backdoor
  I uint8 t BACKKEY0;
Comparison Key 0., offset: 0x3 */
  I uint8 t BACKKEY7;
                                                   /**< Backdoor
Comparison Key 7., offset: 0x4 */
  __I uint8_t BACKKEY6;
                                                   /**< Backdoor
Comparison Key 6., offset: 0x5 */
  __I uint8_t BACKKEY5;
                                                   /**< Backdoor
Comparison Key 5., offset: 0x6 */
  I uint8 t BACKKEY4;
                                                   /**< Backdoor
Comparison Key 4., offset: 0x7 */
  I uint8 t FPROT3;
                                                   /**< Non-volatile P-
Flash Protection 1 - Low Register, offset: 0x8 */
                                                   /**< Non-volatile P-
  I uint8 t FPROT2;
Flash Protection 1 - High Register, offset: 0x9 */
   I uint8 t FPROT1;
                                                   /**< Non-volatile P-
Flash Protection 0 - Low Register, offset: 0xA */
                                                   /**< Non-volatile P-
 I uint8 t FPROT0;
Flash Protection 0 - High Register, offset: 0xB */
  I uint8 t FSEC;
                                                   /**< Non-volatile
Flash Security Register, offset: 0xC */
```

```
__I uint8_t FOPT;
                                             /**< Non-volatile
Flash Option Register, offset: 0xD */
} NV_Type, *NV_MemMapPtr;
/* -----
  -- NV - Register accessor macros
  ______
---- */
/*!
* @addtogroup NV Register Accessor Macros NV - Register accessor macros
* @ {
* /
/* NV - Register accessors */
#define NV BACKKEY3 REG(base)
                                            ((base)->BACKKEY3)
#define NV BACKKEY2 REG(base)
                                             ((base) ->BACKKEY2)
#define NV BACKKEY1 REG(base)
                                            ((base)->BACKKEY1)
#define NV BACKKEY0 REG(base)
                                            ((base)->BACKKEY0)
#define NV BACKKEY7 REG(base)
                                            ((base)->BACKKEY7)
#define NV BACKKEY6 REG(base)
                                            ((base)->BACKKEY6)
#define NV BACKKEY5 REG(base)
                                            ((base)->BACKKEY5)
#define NV BACKKEY4 REG(base)
                                            ((base)->BACKKEY4)
#define NV FPROT3 REG(base)
                                            ((base)->FPROT3)
#define NV FPROT2 REG(base)
                                            ((base)->FPROT2)
#define NV FPROT1 REG(base)
                                            ((base)->FPROT1)
#define NV FPROTO REG(base)
                                            ((base)->FPROT0)
#define NV FSEC REG(base)
                                            ((base)->FSEC)
#define NV FOPT REG(base)
                                            ((base)->FOPT)
/*!
* @ }
*/ /* end of group NV Register Accessor Macros */
  -- NV Register Masks
  ______
---- */
* @addtogroup NV Register Masks NV Register Masks
* @ {
*/
/* BACKKEY3 Bit Fields */
#define NV BACKKEY3 KEY MASK
                                           0xFFu
#define NV BACKKEY3 KEY SHIFT
#define NV BACKKEY3 KEY WIDTH
#define NV BACKKEY3 KEY(x)
(((uint8_t)(((uint8_t)(x))<<NV_BACKKEY3_KEY_SHIFT))&NV_BACKKEY3_KEY_MASK)</pre>
/* BACKKEY2 Bit Fields */
#define NV BACKKEY2 KEY MASK
                                            0xFFu
#define NV BACKKEY2 KEY SHIFT
                                            \cap
#define NV BACKKEY2 KEY WIDTH
#define NV BACKKEY2 KEY(x)
(((uint8 t)(((uint8 t)(x)) << NV BACKKEY2 KEY SHIFT)) &NV BACKKEY2 KEY MASK)
```

```
/* BACKKEY1 Bit Fields */
#define NV BACKKEY1 KEY MASK
                                                   0xFFu
#define NV BACKKEY1 KEY SHIFT
#define NV BACKKEY1 KEY WIDTH
#define NV BACKKEY1 KEY(x)
(((uint8 t)(((uint8 t)(x))<<NV BACKKEY1 KEY SHIFT))&NV BACKKEY1 KEY MASK)
/* BACKKEY0 Bit Fields */
#define NV BACKKEYO KEY MASK
                                                   0xFFu
#define NV BACKKEYO KEY SHIFT
#define NV BACKKEYO KEY WIDTH
                                                   8
#define NV BACKKEY0 KEY(x)
(((uint8 t)(((uint8 t)(x)) << NV BACKKEY0 KEY SHIFT)) &NV BACKKEY0 KEY MASK)
/* BACKKEY7 Bit Fields */
#define NV BACKKEY7 KEY MASK
                                                   0xFFu
#define NV BACKKEY7 KEY SHIFT
                                                   \cap
#define NV BACKKEY7 KEY WIDTH
                                                   8
#define NV BACKKEY7 KEY(x)
(((uint8 t)(((uint8 t)(x))<<NV BACKKEY7 KEY SHIFT))&NV BACKKEY7 KEY MASK)
/* BACKKEY6 Bit Fields */
#define NV BACKKEY6 KEY MASK
                                                   0xFFu
#define NV BACKKEY6 KEY SHIFT
                                                   \cap
#define NV BACKKEY6 KEY WIDTH
                                                   8
#define NV BACKKEY6 KEY(x)
(((uint8 t)(((uint8 t)(x))<<NV BACKKEY6 KEY SHIFT))&NV_BACKKEY6_KEY_MASK)
/* BACKKEY5 Bit Fields */
#define NV BACKKEY5 KEY MASK
                                                   0×FF11
#define NV BACKKEY5 KEY SHIFT
                                                   \cap
#define NV BACKKEY5 KEY WIDTH
                                                   8
#define NV BACKKEY5 KEY(x)
(((uint8 t)(((uint8 t)(x))<<NV BACKKEY5 KEY SHIFT))&NV_BACKKEY5_KEY_MASK)
/* BACKKEY4 Bit Fields */
#define NV BACKKEY4 KEY MASK
                                                   0xFFu
#define NV BACKKEY4 KEY SHIFT
                                                   \cap
#define NV BACKKEY4 KEY WIDTH
#define NV BACKKEY4 KEY(x)
(((uint8 t)(((uint8 t)(x)) << NV BACKKEY4 KEY SHIFT)) &NV BACKKEY4 KEY MASK)
/* FPROT3 Bit Fields */
#define NV_FPROT3_PROT_MASK
                                                   0xFFu
#define NV FPROT3 PROT SHIFT
                                                   \cap
#define NV FPROT3 PROT WIDTH
                                                   8
#define NV FPROT3 PROT(x)
(((uint8 t)(((uint8 t)(x)) << NV FPROT3 PROT SHIFT)) &NV FPROT3 PROT MASK)
/* FPROT2 Bit Fields */
#define NV FPROT2 PROT MASK
                                                   0xFFu
#define NV FPROT2 PROT SHIFT
                                                   \cap
#define NV_FPROT2_PROT_WIDTH
                                                   8
#define NV FPROT2 PROT(x)
(((uint8 t)(((uint8 t)(x)) << NV FPROT2 PROT SHIFT)) &NV FPROT2 PROT MASK)
/* FPROT1 Bit Fields */
#define NV FPROT1 PROT MASK
                                                   0xFFu
#define NV FPROT1 PROT SHIFT
                                                   0
#define NV FPROT1 PROT WIDTH
                                                   8
#define NV FPROT1 PROT(x)
(((uint8 t)(((uint8 t)(x)) << NV FPROT1 PROT SHIFT))&NV FPROT1 PROT MASK)
/* FPROTO Bit Fields */
#define NV FPROTO PROT MASK
                                                   OxFF11
#define NV FPROTO PROT SHIFT
                                                   \cap
#define NV FPROTO PROT WIDTH
                                                   8
#define NV FPROTO PROT(x)
(((uint8 t)(((uint8 t)(x)) << NV FPROTO PROT SHIFT)) &NV FPROTO PROT MASK)
```

```
/* FSEC Bit Fields */
#define NV FSEC SEC MASK
                                                    0x3u
#define NV_FSEC_SEC_SHIFT
#define NV_FSEC_SEC_WIDTH
#define NV FSEC SEC(x)
(((uint8 t)(((uint8 t)(x)) << NV FSEC SEC SHIFT))&NV FSEC SEC MASK)
#define NV FSEC FSLACC MASK
#define NV FSEC FSLACC SHIFT
#define NV FSEC FSLACC WIDTH
                                                    2
#define NV FSEC FSLACC(x)
(((uint8 t)(((uint8 t)(x)) << NV FSEC FSLACC SHIFT)) &NV FSEC FSLACC MASK)
#define NV FSEC MEEN MASK
                                                    0x30u
#define NV FSEC MEEN SHIFT
                                                    4
                                                    2
#define NV FSEC MEEN WIDTH
#define NV FSEC MEEN(x)
(((uint8 t)(((uint8 t)(x)) << NV FSEC MEEN SHIFT))&NV FSEC MEEN MASK)
#define NV FSEC KEYEN MASK
                                                    0xC0u
#define NV FSEC KEYEN SHIFT
                                                    6
#define NV FSEC KEYEN WIDTH
                                                    2
#define NV FSEC KEYEN(x)
(((uint8 t)(((uint8 t)(x)) << NV FSEC KEYEN SHIFT)) &NV FSEC KEYEN MASK)
/* FOPT Bit Fields */
#define NV FOPT LPBOOTO MASK
                                                    0x1u
#define NV FOPT LPBOOTO SHIFT
                                                    0
#define NV FOPT LPBOOTO WIDTH
                                                    1
#define NV FOPT LPBOOTO(x)
(((uint8 t)(((uint8 t)(x))<<NV FOPT LPBOOTO SHIFT))&NV FOPT LPBOOTO MASK)
#define NV FOPT NMI DIS MASK
                                                    0x4u
#define NV FOPT NMI DIS SHIFT
#define NV FOPT NMI DIS WIDTH
#define NV FOPT NMI DIS(x)
(((uint8 t)(((uint8 t)(x)) << NV FOPT NMI DIS SHIFT)) &NV FOPT NMI DIS MASK)
#define NV FOPT RESET PIN CFG MASK
                                                    0x8u
#define NV FOPT RESET PIN CFG SHIFT
                                                    3
#define NV FOPT RESET PIN CFG WIDTH
                                                    1
#define NV FOPT RESET PIN CFG(x)
(((uint8 t)(((uint8 t)(x)) << NV FOPT RESET PIN CFG SHIFT)) &NV FOPT RESET P
IN CFG MASK)
#define NV FOPT LPBOOT1 MASK
                                                    0 \times 10 u
#define NV FOPT LPBOOT1 SHIFT
                                                    4
#define NV FOPT LPBOOT1 WIDTH
                                                    1
#define NV FOPT LPBOOT1(x)
(((uint8 t)(((uint8 t)(x)) << NV FOPT LPBOOT1 SHIFT)) &NV FOPT LPBOOT1 MASK)
#define NV_FOPT_FAST_INIT_MASK
#define NV_FOPT_FAST_INIT_SHIFT
                                                    0x20u
                                                    5
#define NV_FOPT_FAST_INIT_WIDTH
                                                    1
#define NV FOPT FAST INIT(x)
(((uint8 t)(((uint8 t)(x)) << NV FOPT FAST INIT SHIFT)) &NV FOPT FAST INIT M
ASK)
/ * !
 * @}
 */ /* end of group NV Register Masks */
/* NV - Peripheral instance base addresses */
/** Peripheral FTFA FlashConfig base address */
#define FTFA FlashConfig BASE
                                                    (0x400u)
/** Peripheral FTFA FlashConfig base pointer */
```

```
#define FTFA FlashConfig
                                                ((NV_Type
*)FTFA FlashConfig BASE)
#define FTFA FlashConfig BASE PTR
                                               (FTFA FlashConfig)
/** Array initializer of NV peripheral base addresses */
#define NV BASE ADDRS
                                               { FTFA FlashConfig BASE
/** Array initializer of NV peripheral base pointers */
#define NV BASE PTRS
                                               { FTFA FlashConfig }
/* -----
   -- NV - Register accessor macros
---- */
/*!
 * @addtogroup NV Register Accessor Macros NV - Register accessor macros
 * @ {
 */
/* NV - Register instance definitions */
/* FTFA FlashConfig */
#define NV BACKKEY3
NV BACKKEY3 REG(FTFA FlashConfig)
#define NV BACKKEY2
NV BACKKEY2 REG(FTFA FlashConfig)
#define NV BACKKEY1
NV BACKKEY1 REG(FTFA FlashConfig)
#define NV BACKKEY0
NV BACKKEYO REG(FTFA FlashConfig)
#define NV BACKKEY7
NV BACKKEY7 REG(FTFA FlashConfig)
#define NV BACKKEY6
NV BACKKEY6 REG(FTFA FlashConfig)
#define NV BACKKEY5
NV BACKKEY5 REG(FTFA FlashConfig)
#define NV_BACKKEY4
NV BACKKEY4 REG(FTFA FlashConfig)
#define NV FPROT3
NV FPROT3 REG(FTFA FlashConfig)
#define NV FPROT2
NV FPROT2 REG(FTFA FlashConfig)
#define NV FPROT1
NV FPROT1 REG(FTFA FlashConfig)
#define NV FPROTO
NV FPROTO REG(FTFA FlashConfig)
#define NV FSEC
NV FSEC REG(FTFA FlashConfig)
#define NV FOPT
NV FOPT REG(FTFA FlashConfig)
/*!
 * @ }
 */ /* end of group NV Register Accessor Macros */
/*!
 * @ }
 */ /* end of group NV Peripheral Access Layer */
```

```
-- OSC Peripheral Access Layer
  ______
---- */
/ * !
* @addtogroup OSC Peripheral Access Layer OSC Peripheral Access Layer
*/
/** OSC - Register Layout Typedef */
typedef struct {
__IO uint8 t CR;
                                         /**< OSC Control
Register, offset: 0x0 */
} OSC Type, *OSC MemMapPtr;
/* -----
  -- OSC - Register accessor macros
---- */
/*!
* @addtogroup OSC Register Accessor Macros OSC - Register accessor
macros
* @{
*/
/* OSC - Register accessors */
#define OSC CR REG(base)
                                        ((base) ->CR)
/*!
*/ /* end of group OSC_Register_Accessor_Macros */
/* -----
  -- OSC Register Masks
  ______
---- */
/*!
* @addtogroup OSC Register Masks OSC Register Masks
* @ {
*/
/* CR Bit Fields */
#define OSC_CR_SC16P_MASK
#define OSC_CR_SC16P_SHIFT
                                        0x1u
#define OSC_CR_SC16P_WIDTH
#define OSC CR SC16P(x)
(((uint8 t) (((uint8 t) (x)) <<OSC CR SC16P SHIFT)) &OSC CR SC16P MASK)
#define OSC CR SC8P MASK
                                       0x2u
#define OSC CR SC8P SHIFT
                                        1
#define OSC CR SC8P WIDTH
                                        1
```

```
#define OSC CR SC8P(x)
(((uint8 t)(((uint8 t)(x)) << OSC CR SC8P SHIFT)) &OSC CR SC8P MASK)
#define OSC_CR_SC4P_MASK
                                                 0 \times 4 11
#define OSC_CR_SC4P_SHIFT
#define OSC_CR_SC4P_WIDTH
                                                 1
#define OSC CR SC4P(x)
(((uint8 t) (((uint8 t) (x)) << OSC CR SC4P SHIFT)) &OSC CR SC4P MASK)
#define OSC CR SC2P MASK
                                                 0x8u
#define OSC CR SC2P SHIFT
                                                 3
#define OSC CR SC2P WIDTH
                                                 1
#define OSC CR SC2P(x)
(((uint8_t)(((uint8_t)(x)) << OSC_CR_SC2P_SHIFT)) &OSC_CR_SC2P_MASK)
#define OSC CR EREFSTEN MASK
                                                 0x20u
#define OSC CR EREFSTEN SHIFT
                                                 5
#define OSC CR EREFSTEN WIDTH
#define OSC CR EREFSTEN(x)
(((uint8_t)(((uint8_t)(x)) <<OSC_CR_EREFSTEN_SHIFT))&OSC_CR_EREFSTEN_MASK)</pre>
#define OSC CR ERCLKEN MASK
                                                0x80u
#define OSC CR ERCLKEN SHIFT
                                                 7
#define OSC CR ERCLKEN WIDTH
                                                 1
#define OSC CR ERCLKEN(x)
(((uint8 t)(((uint8 t)(x)) << OSC CR ERCLKEN SHIFT)) &OSC CR ERCLKEN MASK)
/*!
* @ }
 */ /* end of group OSC Register Masks */
/* OSC - Peripheral instance base addresses */
/** Peripheral OSCO base address */
#define OSC0 BASE
                                                (0x40065000u)
/** Peripheral OSCO base pointer */
#define OSC0
                                                 ((OSC Type *)OSCO BASE)
#define OSCO BASE PTR
/** Array initializer of OSC peripheral base addresses */
                                             { OSCO BASE }
#define OSC BASE ADDRS
/** Array initializer of OSC peripheral base pointers */
#define OSC BASE PTRS
                                                 { OSCO }
/* -----
  -- OSC - Register accessor macros
_____ */
/*!
* @addtogroup OSC Register Accessor Macros OSC - Register accessor
macros
* @ {
 * /
/* OSC - Register instance definitions */
/* osco */
#define OSC0 CR
                                                 OSC CR REG(OSCO)
/*!
* @ }
 ^{*}/ /* end of group OSC Register Accessor Macros ^{*}/
```

```
/*!
* @ }
*/ /* end of group OSC Peripheral Access Layer */
/* -----
  -- PIT Peripheral Access Layer
_____ */
/*!
* @addtogroup PIT Peripheral Access Layer PIT Peripheral Access Layer
* @ {
* /
/** PIT - Register Layout Typedef */
typedef struct {
 IO uint32 t MCR;
                                             /**< PIT Module
Control Register, offset: 0x0 */
     uint8 t RESERVED 0[220];
   I uint32 t LTMR64H;
                                             /**< PIT Upper
Lifetime Timer Register, offset: 0xE0 */
  I uint32 t LTMR64L;
                                            /**< PIT Lower
Lifetime Timer Register, offset: 0xE4 */
     uint8 t RESERVED 1[24];
 struct {
                                             /* offset: 0x100,
array step: 0x10 */
                                               /**< Timer Load
    IO uint32 t LDVAL;
Value Register, array offset: 0x100, array step: 0x10 */
                                              /**< Current Timer
    I uint32 t CVAL;
Value Register, array offset: 0x104, array step: 0x10 */
    IO uint32 t TCTRL;
                                              /**< Timer Control
Register, array offset: 0x108, array step: 0x10 */
    IO uint32 t TFLG;
                                              /**< Timer Flag
Register, array offset: 0x10C, array step: 0x10 */
} CHANNEL[2];
} PIT_Type, *PIT_MemMapPtr;
/* -----
  -- PIT - Register accessor macros
  ______
---- */
/*!
* @addtogroup PIT Register Accessor Macros PIT - Register accessor
macros
* @{
*/
/* PIT - Register accessors */
#define PIT MCR REG(base)
                                           ((base)->MCR)
#define PIT LTMR64H REG(base)
                                           ((base)->LTMR64H)
#define PIT LTMR64L REG(base)
                                           ((base)->LTMR64L)
#define PIT LDVAL REG(base,index)
                                           ((base) -
>CHANNEL[index].LDVAL)
#define PIT LDVAL COUNT
```

```
#define PIT CVAL REG(base,index)
                                               ((base)-
>CHANNEL[index].CVAL)
#define PIT_CVAL_COUNT
#define PIT_TCTRL_REG(base, index)
                                                ((base)-
>CHANNEL[index].TCTRL)
#define PIT TCTRL COUNT
#define PIT TFLG REG(base,index)
                                                ((base)-
>CHANNEL[index].TFLG)
#define PIT TFLG COUNT
/ * !
* @ }
 */ /* end of group PIT Register Accessor Macros */
/* -----
  -- PIT Register Masks
---- */
/*!
 * @addtogroup PIT Register Masks PIT Register Masks
*/
/* MCR Bit Fields */
#define PIT MCR FRZ MASK
                                                0x1u
#define PIT MCR FRZ SHIFT
#define PIT MCR FRZ WIDTH
#define PIT MCR FRZ(x)
(((uint32 t)(((uint32 t)(x))<<PIT MCR FRZ SHIFT))&PIT MCR FRZ MASK)
#define PIT MCR MDIS MASK
                                                0x2u
#define PIT MCR MDIS SHIFT
                                                1
#define PIT MCR MDIS WIDTH
                                                1
#define PIT MCR MDIS(x)
(((uint32 t)(((uint32 t)(x))<<PIT MCR MDIS SHIFT))&PIT MCR MDIS MASK)
/* LTMR64H Bit Fields */
#define PIT LTMR64H LTH MASK
                                                0xFFFFFFFFu
#define PIT LTMR64H LTH SHIFT
                                                Ω
#define PIT LTMR64H LTH WIDTH
                                                32
#define PIT LTMR64H LTH(x)
(((uint32 t)(((uint32 t)(x))<<PIT LTMR64H LTH SHIFT))&PIT LTMR64H LTH MAS
K)
/* LTMR64L Bit Fields */
#define PIT_LTMR64L_LTL_MASK
                                                0xFFFFFFFFu
#define PIT LTMR64L LTL SHIFT
                                                0
#define PIT LTMR64L LTL WIDTH
                                                32
#define PIT LTMR64L LTL(x)
(((uint32 t)(((uint32 t)(x))<<PIT LTMR64L LTL SHIFT))&PIT LTMR64L LTL MAS
K)
/* LDVAL Bit Fields */
#define PIT LDVAL TSV MASK
                                                0xFFFFFFFFu
#define PIT_LDVAL_TSV_SHIFT
#define PIT_LDVAL_TSV_WIDTH
                                                32
#define PIT LDVAL TSV(x)
(((uint32 t)(((uint32 t)(x)) << PIT LDVAL TSV SHIFT))&PIT LDVAL TSV MASK)
/* CVAL Bit Fields */
#define PIT CVAL TVL MASK
                                                0xFFFFFFFFu
#define PIT CVAL TVL SHIFT
                                                0
```

```
#define PIT CVAL TVL WIDTH
                                                 32
#define PIT CVAL TVL(x)
(((uint32 t)(((uint32 t)(x))<<PIT CVAL TVL SHIFT))&PIT CVAL TVL MASK)
/* TCTRL Bit Fields */
#define PIT TCTRL TEN MASK
                                                0×111
#define PIT TCTRL TEN SHIFT
                                                 \cap
#define PIT TCTRL TEN WIDTH
                                                 1
#define PIT TCTRL TEN(x)
(((uint32_t)(((uint32_t)(x)) << PIT TCTRL TEN SHIFT))&PIT TCTRL TEN MASK)
#define PIT TCTRL TIE MASK
                                                0x2u
#define PIT_TCTRL_TIE_SHIFT
#define PIT_TCTRL_TIE_WIDTH
                                                 1
#define PIT TCTRL TIE(x)
(((uint32 t)(((uint32 t)(x)) << PIT TCTRL TIE SHIFT))&PIT TCTRL TIE MASK)
#define PIT TCTRL CHN MASK
                                                0x4u
#define PIT TCTRL CHN SHIFT
                                                2
#define PIT TCTRL CHN WIDTH
#define PIT TCTRL CHN(x)
(((uint32 t)(((uint32 t)(x)) << PIT TCTRL CHN SHIFT))&PIT TCTRL CHN MASK)
/* TFLG Bit Fields */
#define PIT TFLG TIF MASK
                                                0x1u
#define PIT TFLG TIF SHIFT
                                                \cap
#define PIT TFLG TIF WIDTH
                                                1
#define PIT TFLG TIF(x)
(((uint32 t)(((uint32 t)(x))<<PIT TFLG TIF SHIFT))&PIT TFLG TIF MASK)
/ * !
* @ }
 */ /* end of group PIT Register Masks */
/* PIT - Peripheral instance base addresses */
/** Peripheral PIT base address */
                                                 (0x40037000u)
#define PIT BASE
/** Peripheral PIT base pointer */
#define PIT
                                                 ((PIT Type *)PIT BASE)
#define PIT BASE PTR
                                                 (PIT)
/** Array initializer of PIT peripheral base addresses */
#define PIT BASE ADDRS
                                               { PIT BASE }
/** Array initializer of PIT peripheral base pointers ^*/
#define PIT BASE PTRS
/* -----
   -- PIT - Register accessor macros
---- */
/*!
* @addtogroup PIT Register Accessor Macros PIT - Register accessor
macros
* @ {
 */
/* PIT - Register instance definitions */
/* PIT */
#define PIT MCR
                                                PIT MCR REG(PIT)
#define PIT LTMR64H
                                                PIT LTMR64H REG(PIT)
#define PIT LTMR64L
                                                PIT LTMR64L REG(PIT)
```

```
#define PIT LDVAL0
                                            PIT LDVAL REG(PIT, 0)
                                            PIT CVAL REG(PIT, 0)
#define PIT CVALO
#define PIT_TCTRL0
#define PIT_TFLG0
                                            PIT_TCTRL_REG(PIT, 0)
                                            PIT TFLG REG(PIT, 0)
#define PIT LDVAL1
                                            PIT LDVAL REG(PIT, 1)
#define PIT CVAL1
                                            PIT CVAL REG(PIT, 1)
                                            PIT TCTRL REG(PIT, 1)
#define PIT TCTRL1
#define PIT TFLG1
                                            PIT TFLG REG(PIT, 1)
/* PIT - Register array accessors */
#define PIT LDVAL(index)
                                            PIT LDVAL REG(PIT, index)
#define PIT_CVAL(index)
                                            PIT CVAL REG(PIT, index)
                                            PIT TCTRL REG(PIT, index)
#define PIT TCTRL(index)
                                            PIT TFLG REG(PIT, index)
#define PIT TFLG(index)
/*!
 ^{*}/ /* end of group PIT Register Accessor Macros ^{*}/
/*!
* @ }
*/ /* end of group PIT Peripheral_Access_Layer */
/* -----
  -- PMC Peripheral Access Layer
  ______
---- */
/*!
* @addtogroup PMC Peripheral Access Layer PMC Peripheral Access Layer
* @ {
* /
/** PMC - Register Layout Typedef */
typedef struct {
                                              /**< Low Voltage
  IO uint8 t LVDSC1;
Detect Status And Control 1 register, offset: 0x0 */
                                              /**< Low Voltage
  IO uint8 t LVDSC2;
Detect Status And Control 2 register, offset: 0x1 */
  IO uint8 t REGSC;
                                             /**< Regulator Status
And Control register, offset: 0x2 */
} PMC_Type, *PMC_MemMapPtr;
  -- PMC - Register accessor macros
  ______
---- */
* @addtogroup PMC Register Accessor Macros PMC - Register accessor
macros
* @ {
* /
/* PMC - Register accessors */
```

```
#define PMC LVDSC1 REG(base)
                                                ((base)->LVDSC1)
#define PMC LVDSC2 REG(base)
                                                 ((base) ->LVDSC2)
#define PMC REGSC REG(base)
                                                 ((base) -> REGSC)
/*!
* @}
 ^{*}/ /* end of group PMC Register Accessor Macros ^{*}/
/* -----
  -- PMC Register Masks
---- */
/*!
 * @addtogroup PMC Register Masks PMC Register Masks
*/
/* LVDSC1 Bit Fields */
#define PMC LVDSC1 LVDV MASK
                                                0x3u
#define PMC LVDSC1 LVDV SHIFT
                                                 \cap
#define PMC LVDSC1 LVDV WIDTH
#define PMC LVDSC1 LVDV(x)
(((uint8 t) (((uint8 t) (x)) << PMC LVDSC1 LVDV SHIFT)) & PMC LVDSC1 LVDV MASK)
#define PMC LVDSC1 LVDRE MASK
                                                0x10u
#define PMC LVDSC1 LVDRE SHIFT
#define PMC_LVDSC1_LVDRE_WIDTH
                                                 1
#define PMC LVDSC1 LVDRE(x)
(((uint8_t)(((uint8_t)(x))<<PMC LVDSC1 LVDRE SHIFT))&PMC LVDSC1 LVDRE MAS
#define PMC LVDSC1 LVDIE MASK
                                                 0x20u
#define PMC LVDSC1 LVDIE SHIFT
#define PMC LVDSC1 LVDIE WIDTH
                                                 1
#define PMC LVDSC1 LVDIE(x)
(((uint8 t)(((uint8 t)(x)) << PMC LVDSC1 LVDIE SHIFT))&PMC LVDSC1 LVDIE MAS
K)
#define PMC LVDSC1 LVDACK MASK
                                                 0x40u
#define PMC LVDSC1 LVDACK SHIFT
                                                 6
#define PMC LVDSC1 LVDACK WIDTH
#define PMC LVDSC1 LVDACK(x)
(((uint8 t) (((uint8 t) (x)) << PMC LVDSC1 LVDACK SHIFT)) & PMC LVDSC1 LVDACK M
ASK)
#define PMC LVDSC1 LVDF MASK
                                                 0x80u
#define PMC_LVDSC1_LVDF_SHIFT
                                                 7
#define PMC_LVDSC1_LVDF_WIDTH
#define PMC LVDSC1 LVDF(x)
(((uint8 t) (((uint8 t) (x)) << PMC LVDSC1 LVDF SHIFT)) & PMC LVDSC1 LVDF MASK)
/* LVDSC2 Bit Fields */
#define PMC LVDSC2 LVWV MASK
                                                 0x3u
#define PMC LVDSC2 LVWV SHIFT
                                                 \cap
#define PMC_LVDSC2_LVWV_WIDTH
#define PMC_LVDSC2_LVWV(x)
(((uint8_t)((uint8_t)(x))<<PMC_LVDSC2_LVWV_SHIFT))&PMC_LVDSC2_LVWV_MASK)</pre>
                                           0x20u
#define PMC LVDSC2 LVWIE MASK
                                                 5
#define PMC LVDSC2 LVWIE SHIFT
#define PMC LVDSC2 LVWIE WIDTH
                                                 1
```

```
#define PMC LVDSC2 LVWIE(x)
(((uint8 t) (((uint8 t) (x)) << PMC LVDSC2 LVWIE SHIFT)) & PMC LVDSC2 LVWIE MAS
#define PMC LVDSC2 LVWACK MASK
                                                0x40u
#define PMC LVDSC2 LVWACK SHIFT
                                                 6
#define PMC LVDSC2 LVWACK WIDTH
                                                 1
#define PMC LVDSC2 LVWACK(x)
(((uint8 t)(((uint8 t)(x)) << PMC LVDSC2 LVWACK SHIFT)) & PMC LVDSC2 LVWACK M
ASK)
#define PMC LVDSC2 LVWF MASK
                                                0x80u
#define PMC LVDSC2 LVWF SHIFT
                                                 7
#define PMC_LVDSC2_LVWF_WIDTH
                                                 1
#define PMC_LVDSC2_LVWF(x)
(((uint8 t)(((uint8 t)(x)) << PMC LVDSC2 LVWF SHIFT))&PMC LVDSC2 LVWF MASK)
/* REGSC Bit Fields */
#define PMC REGSC BGBE MASK
                                                0x1u
#define PMC REGSC BGBE SHIFT
                                                 0
#define PMC REGSC BGBE WIDTH
                                                 1
#define PMC REGSC BGBE(x)
(((uint8 t)(((uint8 t)(x)) << PMC REGSC BGBE SHIFT)) & PMC REGSC BGBE MASK)
#define PMC_REGSC_REGONS_MASK
                                                0x4u
#define PMC REGSC REGONS SHIFT
#define PMC REGSC REGONS WIDTH
                                                 1
#define PMC REGSC REGONS(x)
(((uint8 t)(((uint8 t)(x)) << PMC REGSC REGONS SHIFT)) & PMC REGSC REGONS MAS
#define PMC REGSC ACKISO MASK
                                                0x8u
#define PMC REGSC ACKISO SHIFT
                                                 3
#define PMC REGSC ACKISO WIDTH
                                                 1
#define PMC REGSC ACKISO(x)
(((uint8_t)(((uint8_t)(x))<<PMC REGSC ACKISO SHIFT))&PMC REGSC ACKISO MAS
#define PMC REGSC BGEN MASK
                                                0x10u
#define PMC REGSC BGEN SHIFT
                                                 4
#define PMC REGSC BGEN WIDTH
                                                 1
#define PMC REGSC BGEN(x)
(((uint8 t)(((uint8 t)(x)) << PMC REGSC BGEN SHIFT))&PMC REGSC BGEN MASK)
/*!
* @ }
*/ /* end of group PMC Register Masks */
/* PMC - Peripheral instance base addresses */
/** Peripheral PMC base address */
#define PMC BASE
                                                (0x4007D000u)
/** Peripheral PMC base pointer */
                                                 ((PMC Type *)PMC BASE)
#define PMC
#define PMC BASE PTR
/** Array initializer of PMC peripheral base addresses */
#define PMC BASE ADDRS
                                                { PMC BASE }
/** Array initializer of PMC peripheral base pointers */
#define PMC BASE PTRS
                                                { PMC }
/* -----
  -- PMC - Register accessor macros
---- */
```

```
* @addtogroup PMC Register Accessor Macros PMC - Register accessor
macros
* @ {
* /
/* PMC - Register instance definitions */
/* PMC */
#define PMC LVDSC1
                                        PMC LVDSC1 REG(PMC)
#define PMC_LVDSC2
                                        PMC LVDSC2 REG (PMC)
                                        PMC REGSC REG(PMC)
#define PMC REGSC
/*!
* @ }
*/ /* end of group PMC Register Accessor Macros */
/*!
* @ }
*/ /* end of group PMC Peripheral Access Layer */
/* -----
 -- PORT Peripheral Access Layer
  ______
---- */
/*!
* @addtogroup PORT Peripheral Access Layer PORT Peripheral Access Layer
* @ {
*/
/** PORT - Register Layout Typedef */
typedef struct {
 __IO uint32_t PCR[32];
                                          /**< Pin Control
Register n, array offset: 0x0, array step: 0x4 */
  __O uint32_t GPCLR;
                                          /**< Global Pin
Control Low Register, offset: 0x80 */
                                         /**< Global Pin
 O uint32 t GPCHR;
Control High Register, offset: 0x84 */
     uint8 t RESERVED 0[24];
  IO uint3\overline{2} t ISFR;
                                         /**< Interrupt Status</pre>
Flag Register, offset: 0xA0 */
} PORT_Type, *PORT_MemMapPtr;
/* -----
  -- PORT - Register accessor macros
  ______
---- */
/ * !
* @addtogroup PORT Register Accessor Macros PORT - Register accessor
macros
* @ {
* /
```

```
/* PORT - Register accessors */
#define PORT PCR REG(base,index)
                                                  ((base) -> PCR[index])
#define PORT_PCR_COUNT
                                                   32
#define PORT_GPCLR_REG(base)
                                                   ((base)->GPCLR)
#define PORT GPCHR REG(base)
                                                   ((base)->GPCHR)
#define PORT ISFR REG(base)
                                                   ((base)->ISFR)
/*!
* @ }
 */ /* end of group PORT Register Accessor Macros */
_____
  -- PORT Register Masks
---- */
/*!
* @addtogroup PORT Register Masks PORT Register Masks
 * @ {
* /
/* PCR Bit Fields */
#define PORT PCR PS MASK
                                                   0x1u
#define PORT PCR PS SHIFT
#define PORT PCR PS WIDTH
#define PORT PCR PS(x)
(((uint32 t)(((uint32 t)(x)) << PORT PCR PS SHIFT))&PORT PCR PS MASK)
#define PORT PCR PE MASK
                                                   0x2u
#define PORT_PCR PE SHIFT
                                                   1
#define PORT PCR PE WIDTH
#define PORT PCR PE(x)
(((uint32 t) (((uint32 t) (x)) << PORT PCR PE SHIFT)) & PORT PCR PE MASK)
#define PORT PCR SRE MASK
                                                  0x4u
#define PORT PCR SRE SHIFT
                                                   2
#define PORT_PCR_SRE_WIDTH
                                                   1
#define PORT_PCR_SRE(x)
(((uint32 t)(((uint32 t)(x))<<PORT PCR SRE SHIFT))&PORT PCR SRE MASK)
#define PORT PCR PFE MASK
                                                   0x10u
#define PORT PCR PFE SHIFT
#define PORT PCR PFE WIDTH
#define PORT PCR PFE(x)
(((uint32 t) (((uint32 t) (x)) << PORT PCR PFE SHIFT)) & PORT PCR PFE MASK)
#define PORT_PCR_DSE_MASK
#define PORT_PCR_DSE_SHIFT
                                                   0x40u
#define PORT PCR DSE WIDTH
#define PORT PCR DSE(x)
(((uint32 t)(((uint32 t)(x))<<PORT PCR DSE SHIFT))&PORT PCR DSE MASK)
#define PORT PCR MUX MASK
                                                  0x700u
#define PORT PCR MUX SHIFT
                                                   8
#define PORT PCR MUX WIDTH
                                                   3
#define PORT PCR MUX(x)
(((uint32 t)(((uint32 t)(x))<<PORT PCR MUX SHIFT))&PORT PCR MUX MASK)
#define PORT PCR IRQC MASK
                                                   0xF0000u
#define PORT PCR IRQC SHIFT
                                                   16
#define PORT PCR IRQC WIDTH
                                                   4
#define PORT PCR IRQC(x)
(((uint32 t)(((uint32 t)(x)) << PORT PCR IRQC SHIFT))&PORT PCR IRQC MASK)
#define PORT PCR ISF MASK
                                                   0x1000000u
```

```
#define PORT PCR ISF SHIFT
                                                  24
#define PORT PCR ISF WIDTH
                                                  1
#define PORT_PCR_ISF(x)
(((uint32 t)(((uint32 t)(x))<<PORT PCR ISF SHIFT))&PORT PCR ISF MASK)
/* GPCLR Bit Fields */
#define PORT GPCLR GPWD MASK
                                                  0xFFFFu
#define PORT GPCLR GPWD SHIFT
                                                  0
#define PORT GPCLR GPWD WIDTH
                                                  16
#define PORT GPCLR_GPWD(x)
(((uint32 t) (((uint32 t)(x)) << PORT GPCLR GPWD SHIFT)) & PORT GPCLR GPWD MAS
#define PORT GPCLR GPWE MASK
                                                  0xFFFF0000u
#define PORT GPCLR GPWE SHIFT
                                                  16
                                                  16
#define PORT GPCLR GPWE WIDTH
#define PORT GPCLR GPWE(x)
(((uint32_t)(((uint32_t)(x))<<PORT_GPCLR_GPWE_SHIFT))&PORT_GPCLR_GPWE_MAS
K)
/* GPCHR Bit Fields */
#define PORT GPCHR GPWD MASK
                                                  0xFFFFu
#define PORT GPCHR GPWD SHIFT
#define PORT GPCHR GPWD WIDTH
                                                  16
#define PORT GPCHR GPWD(x)
(((uint32 t)(((uint32 t)(x))<<PORT GPCHR GPWD SHIFT))&PORT GPCHR GPWD MAS
#define PORT GPCHR GPWE MASK
                                                  0xFFFF0000u
#define PORT GPCHR GPWE SHIFT
                                                  16
#define PORT GPCHR GPWE WIDTH
                                                  16
#define PORT GPCHR GPWE(x)
(((uint32 t)(((uint32 t)(x))<<PORT GPCHR GPWE SHIFT))&PORT GPCHR GPWE MAS
K)
/* ISFR Bit Fields */
#define PORT ISFR ISF MASK
                                                  0xFFFFFFFFu
#define PORT ISFR ISF SHIFT
#define PORT ISFR ISF WIDTH
#define PORT ISFR ISF(x)
(((uint32 t)(((uint32 t)(x)) << PORT ISFR ISF SHIFT))&PORT ISFR ISF MASK)
/*!
* @ }
 */ /* end of group PORT Register Masks */
/* PORT - Peripheral instance base addresses */
/** Peripheral PORTA base address */
                                                   (0x40049000u)
#define PORTA BASE
/** Peripheral PORTA base pointer */
#define PORTA
                                                   ((PORT Type
*) PORTA BASE)
#define PORTA BASE PTR
                                                   (PORTA)
/** Peripheral PORTB base address */
#define PORTB BASE
                                                   (0x4004A000u)
/** Peripheral PORTB base pointer */
#define PORTB
                                                   ((PORT Type
*) PORTB BASE)
#define PORTB BASE PTR
                                                   (PORTB)
/** Peripheral PORTC base address */
#define PORTC BASE
                                                   (0x4004B000u)
/** Peripheral PORTC base pointer */
#define PORTC
                                                   ((PORT Type
*) PORTC BASE)
```

```
#define PORTC BASE PTR
                                                  (PORTC)
/** Peripheral PORTD base address */
#define PORTD BASE
                                                  (0x4004C000u)
/** Peripheral PORTD base pointer */
#define PORTD
                                                  ((PORT Type
*) PORTD BASE)
#define PORTD BASE PTR
                                                  (PORTD)
/** Peripheral PORTE base address */
#define PORTE BASE
                                                  (0x4004D000u)
/** Peripheral PORTE base pointer */
#define PORTE
                                                  ((PORT Type
*) PORTE BASE)
#define PORTE BASE PTR
                                                  (PORTE)
/** Array initializer of PORT peripheral base addresses */
#define PORT BASE ADDRS
                                                  { PORTA BASE,
PORTB BASE, PORTC BASE, PORTD BASE, PORTE BASE }
/** Array initializer of PORT peripheral base pointers */
                                                 { PORTA, PORTB, PORTC,
#define PORT BASE PTRS
PORTD, PORTE }
/* -----
   -- PORT - Register accessor macros
---- */
* @addtogroup PORT Register Accessor Macros PORT - Register accessor
macros
 * @ {
 */
/* PORT - Register instance definitions */
/* PORTA */
#define PORTA PCR0
                                                 PORT PCR REG(PORTA, 0)
#define PORTA PCR1
                                                 PORT PCR REG(PORTA, 1)
                                                 PORT_PCR REG(PORTA, 2)
#define PORTA PCR2
                                                 PORT PCR REG(PORTA, 3)
#define PORTA PCR3
#define PORTA PCR4
                                                 PORT PCR REG(PORTA, 4)
#define PORTA PCR5
                                                 PORT PCR REG(PORTA, 5)
#define PORTA PCR6
                                                 PORT PCR REG(PORTA, 6)
                                                 PORT PCR REG(PORTA, 7)
#define PORTA PCR7
#define PORTA PCR8
                                                 PORT PCR REG(PORTA, 8)
                                                 PORT PCR REG(PORTA, 9)
#define PORTA PCR9
                                                 PORT_PCR_REG(PORTA, 10)
#define PORTA PCR10
#define PORTA PCR11
                                                 PORT PCR REG(PORTA, 11)
                                                 PORT PCR REG(PORTA, 12)
#define PORTA PCR12
#define PORTA PCR13
                                                 PORT PCR REG(PORTA, 13)
#define PORTA PCR14
                                                 PORT PCR REG(PORTA, 14)
#define PORTA PCR15
                                                 PORT PCR REG(PORTA, 15)
#define PORTA PCR16
                                                 PORT PCR REG(PORTA, 16)
#define PORTA PCR17
                                                 PORT PCR REG(PORTA, 17)
                                                 PORT_PCR_REG(PORTA, 18)
#define PORTA PCR18
#define PORTA PCR19
                                                 PORT PCR REG(PORTA, 19)
#define PORTA PCR20
                                                 PORT PCR REG(PORTA, 20)
#define PORTA PCR21
                                                 PORT PCR REG(PORTA, 21)
#define PORTA PCR22
                                                 PORT PCR REG(PORTA, 22)
#define PORTA PCR23
                                                 PORT PCR REG(PORTA, 23)
                                                 PORT PCR REG(PORTA, 24)
#define PORTA PCR24
```

```
#define PORTA PCR25
                                                    PORT PCR REG(PORTA, 25)
                                                    PORT PCR REG(PORTA, 26)
#define PORTA PCR26
#define PORTA PCR27
                                                    PORT PCR REG(PORTA, 27)
                                                    PORT PCR REG(PORTA, 28)
#define PORTA PCR28
#define PORTA PCR29
                                                    PORT PCR REG(PORTA, 29)
#define PORTA PCR30
                                                    PORT PCR REG(PORTA, 30)
#define PORTA PCR31
                                                    PORT PCR REG(PORTA, 31)
#define PORTA GPCLR
                                                    PORT GPCLR REG(PORTA)
#define PORTA GPCHR
                                                    PORT GPCHR REG (PORTA)
#define PORTA ISFR
                                                    PORT ISFR REG(PORTA)
/* PORTB */
#define PORTB PCR0
                                                    PORT PCR REG(PORTB, 0)
#define PORTB PCR1
                                                    PORT PCR REG(PORTB, 1)
                                                    PORT PCR REG(PORTB, 2)
#define PORTB PCR2
#define PORTB PCR3
                                                    PORT PCR REG(PORTB, 3)
#define PORTB PCR4
                                                    PORT PCR REG(PORTB, 4)
#define PORTB PCR5
                                                    PORT PCR REG(PORTB, 5)
#define PORTB PCR6
                                                   PORT PCR REG(PORTB, 6)
#define PORTB PCR7
                                                   PORT PCR REG(PORTB, 7)
                                                   PORT PCR REG(PORTB, 8)
#define PORTB PCR8
                                                    PORT_PCR REG(PORTB,9)
#define PORTB PCR9
#define PORTB PCR10
                                                    PORT PCR REG(PORTB, 10)
#define PORTB PCR11
                                                    PORT PCR REG(PORTB, 11)
#define PORTB PCR12
                                                    PORT PCR REG (PORTB, 12)
#define PORTB PCR13
                                                    PORT PCR REG(PORTB, 13)
#define PORTB PCR14
                                                    PORT PCR REG(PORTB, 14)
#define PORTB PCR15
                                                    PORT PCR REG(PORTB, 15)
                                                    PORT PCR REG(PORTB, 16)
#define PORTB PCR16
#define PORTB PCR17
                                                    PORT PCR REG(PORTB, 17)
#define PORTB PCR18
                                                    PORT PCR REG(PORTB, 18)
#define PORTB PCR19
                                                    PORT PCR REG(PORTB, 19)
#define PORTB PCR20
                                                    PORT PCR REG(PORTB, 20)
#define PORTB PCR21
                                                    PORT PCR REG(PORTB, 21)
                                                    PORT PCR REG(PORTB, 22)
#define PORTB PCR22
#define PORTB PCR23
                                                    PORT PCR REG(PORTB, 23)
#define PORTB PCR24
                                                    PORT PCR REG(PORTB, 24)
#define PORTB PCR25
                                                    PORT PCR REG(PORTB, 25)
                                                    PORT_PCR REG(PORTB, 26)
#define PORTB PCR26
#define PORTB PCR27
                                                    PORT PCR REG(PORTB, 27)
#define PORTB PCR28
                                                    PORT PCR REG(PORTB, 28)
#define PORTB PCR29
                                                    PORT PCR REG(PORTB, 29)
#define PORTB PCR30
                                                    PORT PCR REG(PORTB, 30)
#define PORTB PCR31
                                                    PORT PCR REG(PORTB, 31)
#define PORTB GPCLR
                                                    PORT GPCLR REG(PORTB)
#define PORTB GPCHR
                                                    PORT GPCHR REG (PORTB)
#define PORTB_ISFR
                                                    PORT ISFR REG(PORTB)
/* PORTC */
#define PORTC PCR0
                                                    PORT PCR REG(PORTC, 0)
#define PORTC PCR1
                                                    PORT PCR REG(PORTC, 1)
#define PORTC PCR2
                                                    PORT PCR REG(PORTC, 2)
#define PORTC PCR3
                                                    PORT PCR REG(PORTC, 3)
#define PORTC PCR4
                                                    PORT PCR REG(PORTC, 4)
#define PORTC PCR5
                                                    PORT PCR REG(PORTC, 5)
                                                    PORT_PCR_REG(PORTC,6)
#define PORTC_PCR6
#define PORTC PCR7
                                                    PORT PCR REG(PORTC, 7)
#define PORTC PCR8
                                                    PORT PCR REG(PORTC, 8)
#define PORTC PCR9
                                                    PORT PCR REG(PORTC, 9)
#define PORTC PCR10
                                                    PORT PCR REG(PORTC, 10)
#define PORTC PCR11
                                                    PORT PCR REG(PORTC, 11)
#define PORTC PCR12
                                                    PORT PCR REG(PORTC, 12)
```

```
#define PORTC PCR13
                                                    PORT PCR REG(PORTC, 13)
#define PORTC PCR14
                                                    PORT PCR REG(PORTC, 14)
#define PORTC_PCR15
                                                    PORT PCR REG(PORTC, 15)
                                                    PORT PCR REG(PORTC, 16)
#define PORTC_PCR16
#define PORTC PCR17
                                                    PORT PCR REG(PORTC, 17)
#define PORTC PCR18
                                                    PORT PCR REG(PORTC, 18)
                                                    PORT PCR REG(PORTC, 19)
#define PORTC PCR19
#define PORTC PCR20
                                                    PORT PCR REG(PORTC, 20)
#define PORTC PCR21
                                                    PORT PCR REG(PORTC, 21)
#define PORTC PCR22
                                                    PORT PCR REG(PORTC, 22)
                                                    PORT PCR REG (PORTC, 23)
#define PORTC PCR23
#define PORTC_PCR24
                                                    PORT PCR REG(PORTC, 24)
#define PORTC_PCR25
                                                    PORT PCR REG(PORTC, 25)
#define PORTC PCR26
                                                    PORT PCR REG(PORTC, 26)
                                                    PORT_PCR REG(PORTC, 27)
#define PORTC PCR27
#define PORTC PCR28
                                                    PORT PCR REG (PORTC, 28)
#define PORTC PCR29
                                                    PORT PCR REG(PORTC, 29)
                                                    PORT PCR_REG(PORTC, 30)
#define PORTC PCR30
#define PORTC PCR31
                                                    PORT PCR REG(PORTC, 31)
#define PORTC GPCLR
                                                    PORT GPCLR REG(PORTC)
                                                    PORT GPCHR REG(PORTC)
#define PORTC GPCHR
#define PORTC ISFR
                                                    PORT ISFR REG(PORTC)
/* PORTD */
#define PORTD PCR0
                                                    PORT PCR REG(PORTD, 0)
#define PORTD PCR1
                                                    PORT PCR REG(PORTD, 1)
#define PORTD PCR2
                                                    PORT PCR REG(PORTD, 2)
#define PORTD PCR3
                                                    PORT PCR REG(PORTD, 3)
#define PORTD PCR4
                                                    PORT PCR REG(PORTD, 4)
#define PORTD PCR5
                                                    PORT PCR REG(PORTD, 5)
                                                    PORT_PCR_REG(PORTD, 6)
#define PORTD PCR6
#define PORTD PCR7
                                                    PORT PCR REG(PORTD, 7)
#define PORTD PCR8
                                                    PORT PCR REG(PORTD, 8)
#define PORTD PCR9
                                                    PORT PCR REG(PORTD, 9)
#define PORTD PCR10
                                                    PORT PCR REG(PORTD, 10)
#define PORTD PCR11
                                                    PORT PCR REG(PORTD, 11)
#define PORTD PCR12
                                                    PORT PCR REG(PORTD, 12)
#define PORTD PCR13
                                                    PORT PCR REG(PORTD, 13)
                                                    PORT_PCR REG(PORTD, 14)
#define PORTD PCR14
#define PORTD PCR15
                                                    PORT PCR REG(PORTD, 15)
                                                    PORT PCR REG(PORTD, 16)
#define PORTD PCR16
#define PORTD PCR17
                                                    PORT PCR REG (PORTD, 17)
#define PORTD PCR18
                                                    PORT PCR REG(PORTD, 18)
#define PORTD PCR19
                                                    PORT PCR REG(PORTD, 19)
#define PORTD PCR20
                                                    PORT PCR REG(PORTD, 20)
                                                    PORT PCR REG (PORTD, 21)
#define PORTD PCR21
                                                    PORT_PCR_REG(PORTD, 22)
#define PORTD PCR22
#define PORTD PCR23
                                                    PORT PCR REG(PORTD, 23)
#define PORTD PCR24
                                                    PORT PCR REG(PORTD, 24)
#define PORTD PCR25
                                                    PORT PCR REG(PORTD, 25)
#define PORTD PCR26
                                                    PORT PCR REG(PORTD, 26)
#define PORTD PCR27
                                                    PORT PCR REG(PORTD, 27)
#define PORTD PCR28
                                                    PORT PCR REG (PORTD, 28)
#define PORTD PCR29
                                                    PORT PCR REG (PORTD, 29)
#define PORTD PCR30
                                                    PORT_PCR_REG(PORTD, 30)
#define PORTD PCR31
                                                    PORT PCR REG(PORTD, 31)
#define PORTD GPCLR
                                                    PORT GPCLR REG(PORTD)
#define PORTD GPCHR
                                                    PORT GPCHR REG (PORTD)
#define PORTD ISFR
                                                    PORT ISFR REG(PORTD)
/* PORTE */
#define PORTE PCR0
                                                    PORT PCR REG(PORTE, 0)
```

```
#define PORTE PCR1
                                                  PORT PCR REG(PORTE, 1)
                                                  PORT PCR REG(PORTE, 2)
#define PORTE PCR2
#define PORTE PCR3
                                                  PORT PCR REG(PORTE, 3)
#define PORTE PCR4
                                                  PORT_PCR_REG(PORTE, 4)
#define PORTE PCR5
                                                  PORT PCR REG(PORTE, 5)
#define PORTE PCR6
                                                  PORT PCR REG(PORTE, 6)
                                                  PORT PCR REG(PORTE, 7)
#define PORTE PCR7
#define PORTE PCR8
                                                  PORT PCR REG(PORTE, 8)
                                                  PORT PCR REG(PORTE, 9)
#define PORTE PCR9
#define PORTE PCR10
                                                  PORT PCR REG(PORTE, 10)
                                                  PORT PCR REG(PORTE, 11)
#define PORTE PCR11
#define PORTE PCR12
                                                  PORT PCR REG(PORTE, 12)
                                                  PORT PCR REG(PORTE, 13)
#define PORTE PCR13
                                                  PORT PCR REG(PORTE, 14)
#define PORTE PCR14
#define PORTE PCR15
                                                  PORT PCR REG(PORTE, 15)
#define PORTE PCR16
                                                  PORT PCR REG (PORTE, 16)
#define PORTE PCR17
                                                  PORT PCR REG(PORTE, 17)
                                                  PORT PCR REG(PORTE, 18)
#define PORTE PCR18
#define PORTE PCR19
                                                  PORT PCR REG(PORTE, 19)
#define PORTE PCR20
                                                  PORT PCR REG(PORTE, 20)
                                                  PORT_PCR_REG(PORTE, 21)
#define PORTE PCR21
#define PORTE PCR22
                                                  PORT PCR REG(PORTE, 22)
                                                  PORT PCR REG(PORTE, 23)
#define PORTE PCR23
                                                  PORT PCR REG(PORTE, 24)
#define PORTE PCR24
#define PORTE PCR25
                                                  PORT PCR REG(PORTE, 25)
#define PORTE PCR26
                                                  PORT PCR REG(PORTE, 26)
#define PORTE PCR27
                                                  PORT PCR REG(PORTE, 27)
                                                  PORT PCR REG(PORTE, 28)
#define PORTE PCR28
                                                  PORT PCR REG(PORTE, 29)
#define PORTE PCR29
                                                  PORT_PCR_REG(PORTE, 30)
#define PORTE PCR30
                                                  PORT PCR REG(PORTE, 31)
#define PORTE PCR31
#define PORTE GPCLR
                                                  PORT GPCLR REG(PORTE)
#define PORTE GPCHR
                                                  PORT GPCHR REG(PORTE)
#define PORTE ISFR
                                                  PORT ISFR REG(PORTE)
/* PORT - Register array accessors */
#define PORTA PCR(index)
PORT PCR REG(PORTA, index)
#define PORTB PCR(index)
PORT PCR REG(PORTB, index)
#define PORTC PCR(index)
PORT PCR REG(PORTC, index)
#define PORTD PCR(index)
PORT PCR REG(PORTD, index)
#define PORTE PCR(index)
PORT PCR REG(PORTE, index)
/*!
* @ }
 */ /* end of group PORT Register Accessor Macros */
/*!
*/ /* end of group PORT Peripheral Access Layer */
/* -----
```

-- RCM Peripheral Access Layer

```
_____ */
/*!
* @addtogroup RCM Peripheral Access Layer RCM Peripheral Access Layer
* @ {
*/
/** RCM - Register Layout Typedef */
typedef struct {
 I uint8 t SRS0;
                                           /**< System Reset
Status Register 0, offset: 0x0 */
  __I uint8_t SRS1;
                                            /**< System Reset
Status Register 1, offset: 0x1 */
   uint8 t RESERVED 0[2];
                                           /**< Reset Pin Filter
  IO uint8 t RPFC;
Control register, offset: 0x4 */
                                            /**< Reset Pin Filter
  IO uint8 t RPFW;
Width register, offset: 0x5 */
} RCM Type, *RCM_MemMapPtr;
/* -----
  -- RCM - Register accessor macros
---- */
/*!
* @addtogroup RCM Register Accessor Macros RCM - Register accessor
macros
* @ {
*/
/* RCM - Register accessors */
#define RCM SRS0 REG(base)
                                          ((base) ->SRS0)
#define RCM_SRS1_REG(base)
                                          ((base) ->SRS1)
#define RCM_RPFC_REG(base)
                                          ((base)->RPFC)
#define RCM RPFW REG(base)
                                          ((base) ->RPFW)
/*!
* @ }
 */ /* end of group RCM Register Accessor Macros */
/* -----
  -- RCM Register Masks
  ______
---- */
/*!
* @addtogroup RCM Register Masks RCM Register Masks
 * @ {
*/
/* SRS0 Bit Fields */
#define RCM SRS0 WAKEUP MASK
                                          0x1u
#define RCM SRS0 WAKEUP SHIFT
#define RCM SRS0 WAKEUP WIDTH
                                          1
```

```
#define RCM SRS0 WAKEUP(x)
(((uint8 t)(((uint8_t)(x)) << RCM_SRSO_WAKEUP_SHIFT))&RCM_SRSO_WAKEUP_MASK)
#define RCM SRS0 LVD MASK
                                                   0x2u
#define RCM_SRS0_LVD_SHIFT
                                                   1
#define RCM SRS0 LVD WIDTH
                                                   1
#define RCM SRS0 LVD(x)
(((uint8 t)(((uint8 t)(x)) << RCM SRSO LVD SHIFT))&RCM SRSO LVD MASK)
#define RCM SRS0 LOC MASK
#define RCM SRS0 LOC SHIFT
                                                   2
#define RCM SRS0 LOC WIDTH
                                                   1
#define RCM SRS0 LOC(x)
(((uint8 t)(((uint8 t)(x)) << RCM SRS0 LOC SHIFT))&RCM SRS0 LOC MASK)
#define RCM_SRS0 LOL MASK
                                                   0x8u
                                                   3
#define RCM SRS0 LOL SHIFT
#define RCM SRS0 LOL WIDTH
#define RCM SRS0 LOL(x)
(((uint8 t)(((uint8 t)(x)) << RCM SRS0 LOL SHIFT))&RCM SRS0 LOL MASK)
#define RCM SRS0 WDOG MASK
                                                   0x20u
#define RCM SRS0 WDOG SHIFT
                                                   5
#define RCM SRS0 WDOG WIDTH
                                                   1
#define RCM SRS0 WDOG(x)
(((uint8 t)(((uint8 t)(x)) << RCM SRS0 WDOG SHIFT))&RCM SRS0 WDOG MASK)
#define RCM SRS0 PIN MASK
                                                   0x40u
#define RCM SRS0 PIN SHIFT
                                                   6
#define RCM SRS0 PIN WIDTH
                                                   1
#define RCM SRS0 PIN(x)
(((uint8 t)(((uint8 t)(x)) << RCM SRS0 PIN SHIFT))&RCM SRS0 PIN MASK)
#define RCM SRS0 POR MASK
                                                   0x80u
#define RCM SRS0 POR SHIFT
                                                   7
#define RCM SRS0 POR WIDTH
#define RCM SRS0 POR(x)
(((uint8 t)(((uint8 t)(x)) << RCM SRS0 POR SHIFT))&RCM SRS0 POR MASK)
/* SRS1 Bit Fields */
#define RCM SRS1 LOCKUP MASK
                                                   0x2u
#define RCM SRS1 LOCKUP SHIFT
                                                   1
#define RCM SRS1 LOCKUP WIDTH
#define RCM SRS1 LOCKUP(x)
(((uint8_t)(((uint8_t)(x))<<RCM_SRS1_LOCKUP_SHIFT))&RCM_SRS1_LOCKUP_MASK)</pre>
                                                   0x4u
#define RCM SRS1 SW MASK
#define RCM SRS1 SW SHIFT
                                                   2
                                                   1
#define RCM SRS1 SW WIDTH
#define RCM SRS1 SW(x)
(((uint8 t)(((uint8 t)(x)) << RCM SRS1 SW SHIFT)) &RCM SRS1 SW MASK)
#define RCM SRS1 MDM AP MASK
                                                   0x8u
#define RCM_SRS1_MDM_AP_SHIFT
                                                   3
#define RCM_SRS1_MDM_AP_WIDTH
                                                   1
#define RCM SRS1 MDM AP(x)
(((uint8 t)(((uint8 t)(x)) << RCM SRS1 MDM AP SHIFT)) & RCM SRS1 MDM AP MASK)
#define RCM SRS1 SACKERR MASK
                                                   0x20u
#define RCM SRS1 SACKERR SHIFT
                                                   5
#define RCM SRS1 SACKERR WIDTH
                                                   1
#define RCM SRS1 SACKERR(x)
(((uint8_t)(((uint8_t)(x)) << RCM SRS1 SACKERR SHIFT)) &RCM SRS1 SACKERR MAS
/* RPFC Bit Fields */
#define RCM RPFC RSTFLTSRW MASK
                                                   0x3u
#define RCM RPFC RSTFLTSRW SHIFT
                                                   0
#define RCM RPFC RSTFLTSRW WIDTH
                                                   2
```

```
#define RCM RPFC RSTFLTSRW(x)
(((uint8 t)(((uint8 t)(x)) << RCM RPFC RSTFLTSRW SHIFT))&RCM RPFC RSTFLTSRW
MASK)
#define RCM RPFC RSTFLTSS MASK
                                              0x4u
#define RCM RPFC RSTFLTSS SHIFT
#define RCM RPFC RSTFLTSS WIDTH
                                              1
#define RCM RPFC RSTFLTSS(x)
(((uint8 t)(((uint8 t)(x)) < RCM RPFC RSTFLTSS SHIFT)) & RCM RPFC RSTFLTSS M
ASK)
/* RPFW Bit Fields */
#define RCM RPFW RSTFLTSEL MASK
                                              0x1Fu
#define RCM RPFW RSTFLTSEL SHIFT
                                              0
#define RCM RPFW RSTFLTSEL WIDTH
#define RCM RPFW RSTFLTSEL(x)
(((uint8 t)(((uint8 t)(x)) << RCM RPFW RSTFLTSEL SHIFT))&RCM RPFW RSTFLTSEL
_MASK)
/*!
* @ }
 */ /* end of group RCM Register Masks */
/* RCM - Peripheral instance base addresses */
/** Peripheral RCM base address */
#define RCM BASE
                                              (0x4007F000u)
/** Peripheral RCM base pointer */
#define RCM
                                              ((RCM Type *)RCM BASE)
#define RCM BASE PTR
                                              (RCM)
/** Array initializer of RCM peripheral base addresses */
                                              { RCM BASE }
#define RCM BASE ADDRS
/** Array initializer of RCM peripheral base pointers */
#define RCM BASE PTRS
                                              { RCM }
/* -----
  -- RCM - Register accessor macros
  ______
---- */
* @addtogroup RCM Register Accessor Macros RCM - Register accessor
macros
* @ {
 */
/* RCM - Register instance definitions */
/* RCM */
#define RCM SRS0
                                              RCM SRS0 REG(RCM)
#define RCM SRS1
                                              RCM SRS1 REG(RCM)
#define RCM RPFC
                                              RCM RPFC REG(RCM)
                                              RCM RPFW REG(RCM)
#define RCM RPFW
/*!
 * @ }
 */ /* end of group RCM Register Accessor Macros */
/*!
* @}
```

```
*/ /* end of group RCM Peripheral Access Layer */
/* -----
  -- ROM Peripheral Access Layer
  ______
---- */
* @addtogroup ROM Peripheral Access Layer ROM Peripheral Access Layer
 * @ {
/** ROM - Register Layout Typedef */
typedef struct {
   _I uint32_t ENTRY[3];
                                             /**< Entry, array
of \overline{fs}et: 0x0, \overline{array} step: 0x4 */
  I uint32 t TABLEMARK;
                                             /**< End of Table
Marker Register, offset: 0xC */
     uint8 t RESERVED 0[4028];
  I uint32 t SYSACCESS;
                                              /**< System Access
Register, offset: 0xFCC */
 I uint32 t PERIPHID4;
                                              /**< Peripheral ID
Register, offset: 0xFD0 */
 I uint32 t PERIPHID5;
                                              /**< Peripheral ID
Register, offset: 0xFD4 */
                                              /**< Peripheral ID
 __I uint32_t PERIPHID6;
Register, offset: 0xFD8 */
  I uint32 t PERIPHID7;
                                              /**< Peripheral ID
Register, offset: 0xFDC */
 I uint32 t PERIPHID0;
                                              /**< Peripheral ID
Register, offset: 0xFE0 */
 I uint32 t PERIPHID1;
                                              /**< Peripheral ID
Register, offset: 0xFE4 */
 __I uint32_t PERIPHID2;
                                              /**< Peripheral ID
Register, offset: 0xFE8 */
__I uint32_t PERIPHID3;
                                              /**< Peripheral ID
Register, offset: 0xFEC */
I uint32 t COMPID[4];
                                              /**< Component ID
Register, array offset: 0xFF0, array step: 0x4 */
} ROM Type, *ROM MemMapPtr;
/* -----
  -- ROM - Register accessor macros
_____ */
/*!
* @addtogroup ROM Register Accessor Macros ROM - Register accessor
macros
* @ {
*/
/* ROM - Register accessors */
#define ROM ENTRY REG(base,index)
                                            ((base) ->ENTRY[index])
#define ROM ENTRY COUNT
#define ROM TABLEMARK REG(base)
                                            ((base)->TABLEMARK)
```

```
#define ROM SYSACCESS REG(base)
                                                   ((base) ->SYSACCESS)
#define ROM PERIPHID4 REG(base)
                                                   ((base) ->PERIPHID4)
#define ROM_PERIPHID5_REG(base)
                                                  ((base)->PERIPHID5)
#define ROM_PERIPHID6_REG(base)
                                                  ((base)->PERIPHID6)
#define ROM PERIPHID7 REG(base)
                                                  ((base)->PERIPHID7)
#define ROM PERIPHIDO REG(base)
                                                  ((base)->PERIPHID0)
#define ROM PERIPHID1 REG(base)
                                                  ((base)->PERIPHID1)
#define ROM PERIPHID2 REG(base)
                                                  ((base)->PERIPHID2)
#define ROM PERIPHID3 REG(base)
                                                  ((base) ->PERIPHID3)
#define ROM COMPID REG(base, index)
                                                  ((base) ->COMPID[index])
#define ROM COMPID COUNT
/*!
* @}
*/ /* end of group ROM Register Accessor Macros */
   -- ROM Register Masks
---- */
/*!
 * @addtogroup ROM Register Masks ROM Register Masks
* /
/* ENTRY Bit Fields */
#define ROM ENTRY ENTRY MASK
                                                  0xFFFFFFFFu
#define ROM ENTRY ENTRY SHIFT
                                                  \cap
#define ROM ENTRY ENTRY WIDTH
                                                  32
#define ROM ENTRY ENTRY(x)
(((uint32 t)(((uint32 t)(x)) << ROM ENTRY ENTRY SHIFT)) & ROM ENTRY ENTRY MAS
K)
/* TABLEMARK Bit Fields */
#define ROM TABLEMARK MARK MASK
                                                  0xFFFFFFFFu
#define ROM_TABLEMARK_MARK_SHIFT
#define ROM_TABLEMARK MARK WIDTH
                                                  32
#define ROM TABLEMARK MARK(x)
(((uint32 t)(((uint32 t)(x)) << ROM TABLEMARK MARK SHIFT)) & ROM TABLEMARK MA
RK MASK)
/* SYSACCESS Bit Fields */
#define ROM_SYSACCESS_SYSACCESS_MASK
#define ROM_SYSACCESS_SYSACCESS_SHIFT
                                                 0xFFFFFFFFu
#define ROM_SYSACCESS_SYSACCESS_WIDTH
#define ROM SYSACCESS SYSACCESS(x)
(((uint32 t)(((uint32 t)(x)) << ROM SYSACCESS SYSACCESS SHIFT)) & ROM SYSACCE
SS SYSACCESS MASK)
/* PERIPHID4 Bit Fields */
#define ROM PERIPHID4 PERIPHID MASK
                                                 0xFFFFFFFFu
#define ROM PERIPHID4 PERIPHID SHIFT
#define ROM PERIPHID4 PERIPHID WIDTH
                                                  32
#define ROM_PERIPHID4_PERIPHID(x)
(((uint32 t)(((uint32 t)(x)) << ROM PERIPHID4 PERIPHID SHIFT)) & ROM PERIPHID
4 PERIPHID MASK)
/* PERIPHID5 Bit Fields */
#define ROM PERIPHID5 PERIPHID MASK
                                                 0xffffffffu
#define ROM_PERIPHID5_PERIPHID_SHIFT
#define ROM PERIPHID5 PERIPHID WIDTH
                                                  32
```

```
#define ROM PERIPHID5 PERIPHID(x)
(((uint32 t)(((uint32 t)(x)) << ROM PERIPHID5 PERIPHID SHIFT))&ROM PERIPHID
5 PERIPHID MASK)
/* PERIPHID6 Bit Fields */
#define ROM PERIPHID6 PERIPHID MASK
                                                0×FFFFFFFF11
#define ROM PERIPHID6 PERIPHID SHIFT
#define ROM PERIPHID6 PERIPHID WIDTH
                                                  32
#define ROM PERIPHID6 PERIPHID(x)
(((uint32 t)(((uint32 t)(x)) << ROM PERIPHID6 PERIPHID SHIFT))&ROM PERIPHID
6 PERIPHID MASK)
/* PERIPHID7 Bit Fields */
#define ROM_PERIPHID7_PERIPHID_MASK
                                                0xffffffffu
#define ROM PERIPHID7 PERIPHID SHIFT
                                                  32
#define ROM PERIPHID7 PERIPHID WIDTH
#define ROM PERIPHID7 PERIPHID(x)
(((uint32_t)(((uint32_t)(x))<<ROM_PERIPHID7_PERIPHID_SHIFT))&ROM_PERIPHID
7 PERIPHID MASK)
/* PERIPHIDO Bit Fields */
#define ROM PERIPHIDO PERIPHID MASK
                                                0xFFFFFFFFu
#define ROM PERIPHIDO PERIPHID SHIFT
#define ROM PERIPHIDO PERIPHID WIDTH
                                                  32
#define ROM PERIPHID0 PERIPHID(x)
(((uint32 t)(((uint32 t)(x)) << ROM PERIPHIDO PERIPHID SHIFT))&ROM PERIPHID
0 PERIPHID MASK)
/* PERIPHID1 Bit Fields */
#define ROM PERIPHID1 PERIPHID MASK
                                                (14444444×0
#define ROM PERIPHID1 PERIPHID SHIFT
#define ROM PERIPHID1 PERIPHID WIDTH
                                                  32
#define ROM PERIPHID1 PERIPHID(x)
(((uint32_t)(((uint32_t)(x))<<ROM PERIPHID1 PERIPHID SHIFT))&ROM PERIPHID
1 PERIPHID MASK)
/* PERIPHID2 Bit Fields */
#define ROM PERIPHID2 PERIPHID MASK
                                                0xffffffffu
#define ROM PERIPHID2 PERIPHID SHIFT
#define ROM PERIPHID2 PERIPHID WIDTH
                                                  32
#define ROM PERIPHID2 PERIPHID(x)
(((uint32 t)(((uint32 t)(x)) << ROM PERIPHID2 PERIPHID SHIFT)) & ROM PERIPHID
2_PERIPHID_MASK)
/\overline{*} PERIPHID3 Bit Fields */
#define ROM PERIPHID3 PERIPHID MASK
                                                0xffffffffu
#define ROM PERIPHID3 PERIPHID SHIFT
#define ROM PERIPHID3 PERIPHID WIDTH
                                                 32
#define ROM PERIPHID3 PERIPHID(x)
(((uint32 t)(((uint32 t)(x)) << ROM PERIPHID3 PERIPHID SHIFT)) & ROM PERIPHID
3 PERIPHID MASK)
/* COMPID Bit Fields */
#define ROM COMPID COMPID MASK
                                                  0xFFFFFFFFu
#define ROM COMPID COMPID SHIFT
                                                  Ω
#define ROM COMPID COMPID WIDTH
#define ROM COMPID COMPID(x)
(((uint32 t)(((uint32 t)(x)) << ROM COMPID COMPID SHIFT))&ROM COMPID COMPID
MASK)
/*!
*/ /* end of group ROM Register Masks */
/* ROM - Peripheral instance base addresses */
/** Peripheral ROM base address */
```

```
(0xF0002000u)
#define ROM BASE
/** Peripheral ROM base pointer */
#define ROM
                                                ((ROM_Type *)ROM_BASE)
#define ROM BASE PTR
/** Array initializer of ROM peripheral base addresses */
#define ROM BASE ADDRS
                                               { ROM BASE }
/** Array \overline{\text{initializer}} of ROM peripheral base pointers \overline{\text{*}}/
#define ROM BASE PTRS
/* -----
   -- ROM - Register accessor macros
---- */
/*!
 * @addtogroup ROM_Register_Accessor_Macros ROM - Register accessor
macros
* @ {
 */
/* ROM - Register instance definitions */
/* ROM */
#define ROM ENTRY0
                                               ROM ENTRY REG(ROM, 0)
                                               ROM ENTRY REG(ROM, 1)
#define ROM ENTRY1
#define ROM ENTRY2
                                               ROM ENTRY REG(ROM, 2)
#define ROM TABLEMARK
                                               ROM TABLEMARK REG(ROM)
#define ROM SYSACCESS
                                               ROM SYSACCESS REG(ROM)
#define ROM PERIPHID4
                                               ROM PERIPHID4 REG(ROM)
#define ROM PERIPHID5
                                               ROM PERIPHID5 REG(ROM)
#define ROM PERIPHID6
                                               ROM PERIPHID6 REG(ROM)
#define ROM PERIPHID7
                                               ROM PERIPHID7 REG(ROM)
#define ROM PERIPHIDO
                                               ROM PERIPHIDO REG(ROM)
                                               ROM PERIPHID1 REG(ROM)
#define ROM PERIPHID1
                                               ROM PERIPHID2 REG(ROM)
#define ROM PERIPHID2
#define ROM PERIPHID3
                                               ROM PERIPHID3 REG(ROM)
#define ROM_COMPID0
                                               ROM COMPID REG(ROM, 0)
#define ROM COMPID1
                                               ROM COMPID REG(ROM, 1)
#define ROM COMPID2
                                               ROM COMPID REG(ROM, 2)
#define ROM COMPID3
                                               ROM COMPID REG(ROM, 3)
/* ROM - Register array accessors */
#define ROM ENTRY(index)
                                               ROM ENTRY REG(ROM, index)
#define ROM COMPID(index)
ROM COMPID REG(ROM, index)
/*!
 * @ }
 */ /* end of group ROM Register Accessor Macros */
/*!
 * @ }
 */ /* end of group ROM Peripheral Access Layer */
/* -----
  -- RTC Peripheral Access Layer
```

```
---- */
/*!
* @addtogroup RTC Peripheral Access Layer RTC Peripheral Access Layer
* @ {
*/
/** RTC - Register Layout Typedef */
typedef struct {
 IO uint32 t TSR;
                                             /**< RTC Time Seconds
Register, offset: 0x0 */
                                              /**< RTC Time
 IO uint32 t TPR;
Prescaler Register, offset: 0x4 */
 IO uint32 t TAR;
                                              /**< RTC Time Alarm
Register, offset: 0x8 */
  __IO uint32_t TCR;
                                             /**< RTC Time
Compensation Register, offset: 0xC */
                                             /**< RTC Control
 IO uint32 t CR;
Register, offset: 0x10 */
  IO uint32 t SR;
                                              /**< RTC Status
Register, offset: 0x14 */
                                             /**< RTC Lock
 IO uint32 t LR;
Register, offset: 0x18 */
 IO uint32 t IER;
                                             /**< RTC Interrupt
Enable Register, offset: 0x1C */
} RTC_Type, *RTC_MemMapPtr;
/* -----
  -- RTC - Register accessor macros
  _____
---- */
/*!
* @addtogroup RTC Register Accessor Macros RTC - Register accessor
macros
* @ {
*/
/* RTC - Register accessors */
#define RTC TSR REG(base)
                                            ((base)->TSR)
#define RTC_TPR_REG(base)
#define RTC_TAR_REG(base)
                                            ((base) ->TPR)
                                            ((base)->TAR)
#define RTC_TCR_REG(base)
                                            ((base)->TCR)
#define RTC_CR_REG(base)
                                            ((base) ->CR)
#define RTC SR REG(base)
                                            ((base)->SR)
#define RTC LR REG(base)
                                            ((base) ->LR)
#define RTC IER REG(base)
                                            ((base)->IER)
/*!
* @ }
 */ /* end of group RTC Register Accessor Macros */
/* -----
```

⁻⁻ RTC Register Masks

```
/*!
* @addtogroup RTC Register Masks RTC Register Masks
* @ {
*/
/* TSR Bit Fields */
#define RTC TSR TSR MASK
                                                   0xFFFFFFFFu
#define RTC_TSR_TSR_SHIFT
                                                   \cap
#define RTC_TSR_TSR_WIDTH
                                                   32
#define RTC TSR TSR(x)
(((uint32 t)(((uint32 t)(x)) << TTC TSR TSR SHIFT))&RTC TSR TSR MASK)
/* TPR Bit Fields */
#define RTC TPR TPR MASK
                                                   0xFFFFu
#define RTC TPR TPR SHIFT
                                                   0
#define RTC TPR TPR WIDTH
                                                   16
#define RTC TPR TPR(x)
(((uint32 t)(((uint32 t)(x)) << TTC TPR TPR SHIFT)) & RTC TPR TPR MASK)
/* TAR Bit Fields */
#define RTC TAR TAR MASK
                                                   0xFFFFFFFFu
#define RTC TAR TAR SHIFT
                                                   \cap
                                                   32
#define RTC TAR TAR WIDTH
#define RTC TAR TAR(x)
(((uint32 t)(((uint32 t)(x))<<RTC TAR TAR SHIFT))&RTC TAR TAR MASK)
/* TCR Bit Fields */
#define RTC_TCR_TCR_MASK
                                                   0xFFu
#define RTC TCR TCR SHIFT
                                                   0
#define RTC_TCR_TCR_WIDTH
#define RTC_TCR_TCR(x)
(((uint32 t)(((uint32 t)(x)) << TCT TCR TCR SHIFT))&RTC TCR TCR MASK)
#define RTC TCR CIR MASK
                                                   0xFF00u
#define RTC TCR CIR SHIFT
                                                   8
#define RTC TCR CIR WIDTH
                                                   8
#define RTC TCR CIR(x)
(((uint32 t)(((uint32 t)(x)) << TCR CIR SHIFT))&RTC TCR CIR MASK)
#define RTC_TCR_TCV_MASK
                                                   0xFF0000u
                                                   16
#define RTC_TCR_TCV_SHIFT
#define RTC TCR TCV WIDTH
                                                   8
#define RTC TCR TCV(x)
(((uint32 t)(((uint32 t)(x))<<RTC TCR TCV SHIFT))&RTC TCR TCV MASK)
#define RTC TCR CIC MASK
                                                   0xFF000000u
#define RTC_TCR_CIC_SHIFT
#define RTC_TCR_CIC_WIDTH
                                                   2.4
#define RTC_TCR_CIC(x)
(((uint32 t)(((uint32 t)(x))<<RTC TCR CIC SHIFT))&RTC TCR CIC MASK)
/* CR Bit Fields */
#define RTC CR SWR MASK
                                                   0x1u
#define RTC CR SWR SHIFT
                                                   0
#define RTC CR SWR WIDTH
#define RTC CR SWR(x)
(((uint32 t)(((uint32 t)(x)) << RTC CR SWR SHIFT)) &RTC CR SWR MASK)
#define RTC_CR_WPE_MASK
                                                   0x2u
#define RTC_CR_WPE_SHIFT
                                                   1
#define RTC_CR_WPE WIDTH
#define RTC CR WPE(x)
(((uint32 t)(((uint32 t)(x)) << TTC CR WPE SHIFT)) & RTC CR WPE MASK)
                                                   0x4u
#define RTC CR SUP MASK
#define RTC CR SUP SHIFT
                                                   2
```

```
#define RTC CR SUP WIDTH
                                                   1
#define RTC CR SUP(x)
(((uint32 t)(((uint32 t)(x))<<RTC CR SUP SHIFT))&RTC CR SUP MASK)
#define RTC_CR_UM_MASK
                                                   0x8u
#define RTC_CR_UM_SHIFT
                                                   3
#define RTC CR UM WIDTH
                                                   1
#define RTC CR UM(x)
(((uint32 t)(((uint32 t)(x)) << RTC CR UM SHIFT)) & RTC CR UM MASK)
#define RTC CR OSCE MASK
                                                   0x100u
#define RTC CR OSCE SHIFT
                                                   8
#define RTC_CR_OSCE_WIDTH
                                                   1
#define RTC_CR_OSCE(x)
(((uint32 t)(((uint32 t)(x)) << RTC CR OSCE SHIFT))&RTC CR OSCE MASK)
#define RTC CR CLKO MASK
                                                   0x200u
#define RTC CR CLKO SHIFT
                                                   9
                                                   1
#define RTC CR CLKO WIDTH
#define RTC CR CLKO(x)
(((uint32 t)(((uint32 t)(x)) << RTC CR CLKO SHIFT)) &RTC CR CLKO MASK)
#define RTC CR SC16P MASK
                                                   0x400u
#define RTC CR SC16P SHIFT
                                                   10
#define RTC_CR_SC16P_WIDTH
#define RTC_CR_SC16P(x)
(((uint32_t)(((uint32_t)(x)) << RTC CR SC16P SHIFT))&RTC CR SC16P MASK)
#define RTC CR SC8P MASK
                                                   0x800u
#define RTC CR SC8P SHIFT
                                                   11
#define RTC_CR_SC8P_WIDTH
                                                   1
#define RTC_CR_SC8P(x)
(((uint32 t)(((uint32 t)(x)) << RTC CR SC8P SHIFT)) & RTC CR SC8P MASK)
#define RTC CR SC4P MASK
                                                   0x1000u
#define RTC_CR_SC4P_SHIFT
                                                   12
                                                   1
#define RTC CR SC4P WIDTH
\#define RTC CR SC4P(x)
(((uint32 t)(((uint32 t)(x)) << RTC CR SC4P SHIFT)) &RTC CR SC4P MASK)
#define RTC CR SC2P MASK
                                                   0x2000u
#define RTC CR SC2P SHIFT
                                                   13
#define RTC CR SC2P WIDTH
                                                   1
#define RTC_CR_SC2P(x)
(((uint32_t)(((uint32_t)(x))<<RTC_CR_SC2P_SHIFT))&RTC_CR_SC2P_MASK)
/* SR Bit Fields */
#define RTC SR TIF MASK
                                                   0x1u
#define RTC SR TIF SHIFT
                                                   0
#define RTC SR TIF WIDTH
                                                   1
#define RTC SR TIF(x)
(((uint32 t)(((uint32 t)(x)) << RTC SR TIF SHIFT)) &RTC SR TIF MASK)
#define RTC_SR_TOF_MASK
                                                   0x2u
#define RTC_SR_TOF_SHIFT
                                                   1
#define RTC_SR_TOF_WIDTH
\#define RTC SR TOF(x)
(((uint32 t)(((uint32 t)(x)) \le RTC SR TOF SHIFT)) \& RTC SR TOF MASK)
#define RTC SR TAF MASK
                                                   0x4u
#define RTC SR TAF SHIFT
                                                   2
#define RTC SR TAF WIDTH
                                                   1
#define RTC SR TAF(x)
(((uint32 t)(((uint32 t)(x)) << TTC SR TAF SHIFT)) & RTC SR TAF MASK)
#define RTC SR TCE MASK
                                                   0x10u
#define RTC_SR_TCE SHIFT
                                                   4
                                                   1
#define RTC SR TCE WIDTH
#define RTC SR TCE(x)
(((uint32 t)(((uint32 t)(x)) << RTC SR TCE SHIFT)) & RTC SR TCE MASK)
/* LR Bit Fields */
```

```
#define RTC LR TCL MASK
                                                   0x8u
#define RTC_LR_TCL_SHIFT
                                                   3
#define RTC_LR_TCL_WIDTH
                                                   1
#define RTC_LR_TCL(x)
(((uint32 t)(((uint32 t)(x)) << TC LR TCL SHIFT)) & RTC LR TCL MASK)
#define RTC LR CRL MASK
                                                   0x10u
#define RTC LR CRL SHIFT
#define RTC LR CRL WIDTH
                                                   1
#define RTC LR CRL(x)
(((uint32 t)(((uint32 t)(x)) << RTC LR CRL SHIFT)) &RTC LR CRL MASK)
#define RTC LR SRL MASK
                                                   0x20u
#define RTC_LR_SRL_SHIFT
                                                   5
#define RTC_LR_SRL_WIDTH
#define RTC LR SRL(x)
(((uint32 t)(((uint32 t)(x)) << RTC LR SRL SHIFT)) & RTC LR SRL MASK)
#define RTC LR LRL MASK
                                                   0x40u
#define RTC LR LRL SHIFT
                                                   6
#define RTC LR LRL WIDTH
                                                   1
#define RTC LR LRL(x)
(((uint32 t)(((uint32 t)(x)) << TTC LR LRL SHIFT)) & RTC LR LRL MASK)
/* IER Bit Fields */
#define RTC IER TIIE MASK
                                                   0x1u
#define RTC IER TIIE SHIFT
                                                   \cap
#define RTC IER TIIE WIDTH
                                                   1
#define RTC IER TIIE(x)
(((uint32 t)(((uint32 t)(x)) << RTC IER TIIE SHIFT))&RTC IER TIIE MASK)
#define RTC IER TOIE MASK
                                                   0x2u
#define RTC IER TOIE SHIFT
                                                   1
#define RTC_IER_TOIE_WIDTH
                                                   1
#define RTC IER TOIE(x)
(((uint32 t)(((uint32 t)(x)) << RTC IER TOIE SHIFT))&RTC IER TOIE MASK)
#define RTC IER TAIE MASK
                                                   0x4u
#define RTC IER TAIE SHIFT
                                                   2
#define RTC IER TAIE WIDTH
#define RTC IER TAIE(x)
(((uint32 t)(((uint32 t)(x))<<RTC IER TAIE SHIFT))&RTC IER TAIE MASK)
#define RTC_IER_TSIE_MASK
                                                   0x10u
#define RTC_IER_TSIE_SHIFT
                                                   4
#define RTC_IER_TSIE_WIDTH
                                                   1
#define RTC IER TSIE(x)
(((uint32 t)(((uint32 t)(x)) << RTC IER TSIE SHIFT))&RTC IER TSIE MASK)
#define RTC IER WPON MASK
                                                   0x80u
#define RTC IER WPON SHIFT
                                                   7
#define RTC IER WPON WIDTH
                                                   1
#define RTC_IER_WPON(x)
(((uint32 t)(((uint32 t)(x))<<RTC IER WPON SHIFT))&RTC IER WPON MASK)
/*!
* @ }
*/ /* end of group RTC Register Masks */
/* RTC - Peripheral instance base addresses */
/** Peripheral RTC base address */
#define RTC BASE
                                                   (0x4003D000u)
/** Peripheral RTC base pointer */
#define RTC
                                                   ((RTC Type *)RTC BASE)
#define RTC BASE PTR
/** Array initializer of RTC peripheral base addresses */
#define RTC BASE ADDRS
                                                   { RTC BASE }
```

```
/** Array initializer of RTC peripheral base pointers */
#define RTC BASE PTRS
/* -----
  -- RTC - Register accessor macros
  ______
---- */
* @addtogroup RTC Register Accessor Macros RTC - Register accessor
macros
* @ {
*/
/* RTC - Register instance definitions */
/* RTC */
#define RTC TSR
                                           RTC TSR REG(RTC)
                                           RTC TPR REG(RTC)
#define RTC TPR
#define RTC_TAR
                                           RTC TAR REG(RTC)
                                           RTC_TCR REG(RTC)
#define RTC_TCR
                                          RTC CR REG(RTC)
#define RTC CR
#define RTC SR
                                           RTC SR REG(RTC)
#define RTC LR
                                           RTC LR REG(RTC)
#define RTC IER
                                           RTC IER REG(RTC)
/*!
* @ }
^{*}/ /* end of group RTC Register Accessor Macros ^{*}/
/*!
*/ /* end of group RTC Peripheral Access Layer */
  -- SIM Peripheral Access Layer
  ______
---- */
* @addtogroup SIM Peripheral Access Layer SIM Peripheral Access Layer
 * @ {
/** SIM - Register Layout Typedef */
typedef struct {
 IO uint32 t SOPT1;
                                            /**< System Options
Register 1, offset: 0x0 */
 IO uint32 t SOPT1CFG;
                                            /**< SOPT1
Configuration Register, offset: 0x4 */
     uint8_t RESERVED_0[4092];
  IO uint3\overline{2} t SOPT2;
                                            /**< System Options
Register 2, offset: 0x1004 */
     uint8 t RESERVED 1[4];
  _IO uint32 t SOPT4;
                                            /**< System Options
Register 4, offset: 0x100C */
```

```
/**< System Options
  __IO uint32_t SOPT5;
Register 5, offset: 0x1010 */
   uint8_t RESERVED_2[4];
_IO uint32_t SOPT7;
                                                   /**< System Options
Register 7, offset: 0x1018 */
      uint8 t RESERVED_3[8];
    I uint32 t SDID;
                                                  /**< System Device
Identification Register, offset: 0x1024 */
      uint8 t RESERVED 4[12];
    IO uint3\overline{2} t SCGC4;
                                                  /**< System Clock
Gating Control Register 4, offset: 0x1034 */
  __IO uint32_t SCGC5;
                                                   /**< System Clock
Gating Control Register 5, offset: 0x1038 */
   IO uint32 t SCGC6;
                                                   /**< System Clock
Gating Control Register 6, offset: 0x103C */
   IO uint32 t SCGC7;
                                                   /**< System Clock
Gating Control Register 7, offset: 0x1040 */
   IO uint32 t CLKDIV1;
                                                   /**< System Clock
Divider Register 1, offset: 0x1044 */
     uint8 t RESERVED 5[4];
   _IO uint32_t FCFG1;
                                                   /**< Flash
Configuration Register 1, offset: 0x104C */
                                                   /**< Flash
  I uint32 t FCFG2;
Configuration Register 2, offset: 0x1050 */
      uint8 t RESERVED 6[4];
    I uint32 t UIDMH;
Identification Register Mid-High, offset: 0x1058 */
  __I uint32_t UIDML;
Identification Register Mid Low, offset: 0x105C */
   I uint32 t UIDL;
                                                   /**< Unique
Identification Register Low, offset: 0x1060 */
      uint8 t RESERVED 7[156];
   IO uint32 t COPC;
                                                  /**< COP Control
Register, offset: 0x1100 */
  O uint32 t SRVCOP;
                                                  /**< Service COP
Register, offset: 0x1104 */
} SIM Type, *SIM MemMapPtr;
/*-----
_____
  -- SIM - Register accessor macros
---- */
/*!
 * @addtogroup SIM Register Accessor Macros SIM - Register accessor
macros
* @ {
 */
/* SIM - Register accessors */
#define SIM SOPT1 REG(base)
                                                 ((base) ->SOPT1)
#define SIM_SOPT1CFG_REG(base)
                                                 ((base) ->SOPT1CFG)
#define SIM SOPT2 REG(base)
                                                 ((base) ->SOPT2)
#define SIM SOPT4 REG(base)
                                                 ((base) ->SOPT4)
#define SIM SOPT5 REG(base)
                                                 ((base) ->SOPT5)
#define SIM SOPT7 REG(base)
                                                 ((base) ->SOPT7)
#define SIM SDID REG(base)
                                                 ((base)->SDID)
#define SIM SCGC4 REG(base)
                                                 ((base)->SCGC4)
```

```
#define SIM SCGC5 REG(base)
                                                  ((base)->SCGC5)
#define SIM SCGC6 REG(base)
                                                  ((base)->SCGC6)
#define SIM_SCGC7_REG(base)
                                                  ((base)->SCGC7)
#define SIM_CLKDIV1_REG(base)
                                                  ((base)->CLKDIV1)
#define SIM FCFG1 REG(base)
                                                  ((base)->FCFG1)
#define SIM FCFG2 REG(base)
                                                  ((base)->FCFG2)
#define SIM UIDMH REG(base)
                                                  ((base)->UIDMH)
#define SIM UIDML REG(base)
                                                  ((base)->UIDML)
#define SIM UIDL REG(base)
                                                  ((base)->UIDL)
#define SIM COPC REG(base)
                                                  ((base)->COPC)
#define SIM SRVCOP REG(base)
                                                  ((base)->SRVCOP)
/*!
* @}
*/ /* end of group SIM Register Accessor Macros */
   -- SIM Register Masks
---- */
/*!
 * @addtogroup SIM Register Masks SIM Register Masks
* /
/* SOPT1 Bit Fields */
#define SIM SOPT1 OSC32KSEL MASK
                                                0xC0000u
#define SIM_SOPT1_OSC32KSEL_SHIFT
                                                 18
#define SIM SOPT1 OSC32KSEL WIDTH
#define SIM SOPT1 OSC32KSEL(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT1 OSC32KSEL SHIFT)) &SIM SOPT1 OSC32
KSEL MASK)
#define SIM SOPT1 USBVSTBY MASK
                                                  0x20000000u
#define SIM_SOPT1_USBVSTBY_SHIFT
                                                  29
#define SIM_SOPT1_USBVSTBY_WIDTH
#define SIM SOPT1 USBVSTBY(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT1 USBVSTBY SHIFT)) & SIM SOPT1 USBVST
#define SIM SOPT1 USBSSTBY MASK
                                                 0x40000000u
#define SIM SOPT1 USBSSTBY SHIFT
                                                  30
#define SIM SOPT1 USBSSTBY WIDTH
#define SIM SOPT1 USBSSTBY(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT1 USBSSTBY SHIFT)) & SIM SOPT1 USBSST
BY MASK)
#define SIM SOPT1 USBREGEN MASK
                                                  0x80000000u
#define SIM SOPT1 USBREGEN SHIFT
                                                  31
#define SIM SOPT1 USBREGEN WIDTH
#define SIM SOPT1 USBREGEN(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT1 USBREGEN SHIFT)) & SIM SOPT1 USBREG
EN MASK)
/* SOPT1CFG Bit Fields */
#define SIM SOPT1CFG URWE MASK
                                                  0x1000000u
#define SIM SOPT1CFG URWE SHIFT
#define SIM SOPT1CFG URWE WIDTH
#define SIM SOPT1CFG URWE(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT1CFG URWE SHIFT)) \&SIM SOPT1CFG URWE
MASK)
```

```
#define SIM SOPT1CFG UVSWE MASK
                                                 0x2000000u
#define SIM SOPT1CFG UVSWE SHIFT
                                                   25
#define SIM SOPT1CFG UVSWE WIDTH
#define SIM_SOPT1CFG_UVSWE(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT1CFG UVSWE SHIFT)) & SIM SOPT1CFG UVS
WE MASK)
#define SIM SOPT1CFG USSWE MASK
                                                   0x4000000u
#define SIM SOPT1CFG USSWE SHIFT
                                                   26
#define SIM SOPT1CFG USSWE WIDTH
#define SIM SOPT1CFG USSWE(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT1CFG USSWE SHIFT)) &SIM SOPT1CFG USS
WE MASK)
/* SOPT2 Bit Fields */
#define SIM SOPT2 RTCCLKOUTSEL MASK
                                                 0x10u
#define SIM SOPT2 RTCCLKOUTSEL SHIFT
#define SIM SOPT2 RTCCLKOUTSEL WIDTH
#define SIM SOPT2 RTCCLKOUTSEL(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT2 RTCCLKOUTSEL SHIFT)) &SIM SOPT2 RT
CCLKOUTSEL MASK)
#define SIM SOPT2 CLKOUTSEL MASK
                                                   0xE0u
#define SIM_SOPT2_CLKOUTSEL_SHIFT
#define SIM SOPT2 CLKOUTSEL WIDTH
#define SIM SOPT2 CLKOUTSEL(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT2 CLKOUTSEL SHIFT)) &SIM SOPT2 CLKOU
TSEL MASK)
#define SIM SOPT2 PLLFLLSEL MASK
                                                   0x10000u
#define SIM SOPT2 PLLFLLSEL SHIFT
                                                   16
#define SIM SOPT2 PLLFLLSEL WIDTH
#define SIM SOPT2 PLLFLLSEL(x)
(((uint32_t)(((uint32_t)(x)) << SIM SOPT2 PLLFLLSEL SHIFT)) &SIM SOPT2 PLLFL
LSEL MASK)
#define SIM SOPT2 USBSRC MASK
                                                   0x40000u
#define SIM SOPT2 USBSRC SHIFT
                                                  18
#define SIM SOPT2 USBSRC WIDTH
#define SIM SOPT2 USBSRC(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT2 USBSRC SHIFT)) & SIM SOPT2 USBSRC M
#define SIM_SOPT2_TPMSRC_MASK
                                                  0x3000000u
#define SIM_SOPT2_TPMSRC_SHIFT
                                                   24
#define SIM SOPT2 TPMSRC WIDTH
#define SIM SOPT2 TPMSRC(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT2 TPMSRC SHIFT)) &SIM SOPT2 TPMSRC M
ASK)
#define SIM SOPT2 UARTOSRC MASK
                                                  0xC000000u
#define SIM_SOPT2_UARTOSRC_SHIFT
                                                   26
#define SIM_SOPT2_UARTOSRC_WIDTH
#define SIM SOPT2 UARTOSRC(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT2 UARTOSRC SHIFT)) &SIM SOPT2 UARTOS
RC MASK)
/* SOPT4 Bit Fields */
#define SIM SOPT4 TPM1CH0SRC MASK
                                                  0x40000u
#define SIM SOPT4 TPM1CH0SRC SHIFT
                                                  18
#define SIM_SOPT4_TPM1CH0SRC_WIDTH
#define SIM_SOPT4_TPM1CH0SRC(x)
(((uint32_t)(((uint32_t)(x)) << SIM SOPT4 TPM1CH0SRC SHIFT)) & SIM SOPT4 TPM1
CHOSRC MASK)
#define SIM SOPT4 TPM2CH0SRC MASK
                                                 0x100000u
#define SIM SOPT4 TPM2CH0SRC SHIFT
                                                 20
#define SIM_SOPT4 TPM2CH0SRC WIDTH
                                                   1
```

```
#define SIM SOPT4 TPM2CH0SRC(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT4 TPM2CH0SRC SHIFT)) &SIM SOPT4 TPM2
CHOSRC MASK)
#define SIM_SOPT4_TPM0CLKSEL_MASK
                                                  0x1000000u
#define SIM SOPT4 TPMOCLKSEL SHIFT
                                                  24
#define SIM SOPT4 TPMOCLKSEL WIDTH
#define SIM SOPT4 TPMOCLKSEL(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT4 TPMOCLKSEL SHIFT)) & SIM SOPT4 TPMO
CLKSEL MASK)
#define SIM SOPT4 TPM1CLKSEL MASK
                                                  0x2000000u
#define SIM SOPT4 TPM1CLKSEL SHIFT
                                                  25
#define SIM_SOPT4_TPM1CLKSEL_WIDTH
#define SIM SOPT4 TPM1CLKSEL(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT4 TPM1CLKSEL SHIFT)) &SIM SOPT4 TPM1
CLKSEL MASK)
#define SIM SOPT4 TPM2CLKSEL MASK
                                                  0x4000000u
#define SIM SOPT4 TPM2CLKSEL SHIFT
                                                  26
#define SIM SOPT4 TPM2CLKSEL WIDTH
                                                  1
#define SIM SOPT4 TPM2CLKSEL(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT4 TPM2CLKSEL SHIFT)) &SIM SOPT4 TPM2
CLKSEL MASK)
/* SOPT5 Bit Fields */
#define SIM SOPT5 UARTOTXSRC MASK
                                                  0x3u
#define SIM SOPT5 UARTOTXSRC SHIFT
                                                  \cap
#define SIM SOPT5 UARTOTXSRC WIDTH
#define SIM SOPT5 UARTOTXSRC(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT5 UARTOTXSRC SHIFT)) &SIM SOPT5 UART
OTXSRC MASK)
#define SIM SOPT5 UARTORXSRC MASK
                                                  0x4u
#define SIM SOPT5 UARTORXSRC SHIFT
#define SIM SOPT5 UARTORXSRC WIDTH
                                                  1
#define SIM SOPT5 UARTORXSRC(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT5 UARTORXSRC SHIFT)) &SIM SOPT5 UART
ORXSRC MASK)
#define SIM SOPT5 UART1TXSRC MASK
                                                  0x30u
#define SIM SOPT5 UART1TXSRC
                                                  4
#define SIM_SOPT5_UART1TXSRC_WIDTH
                                                  2
#define SIM_SOPT5_UART1TXSRC(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT5 UART1TXSRC SHIFT)) & SIM SOPT5 UART
1TXSRC MASK)
#define SIM SOPT5 UART1RXSRC MASK
                                                  0x40u
#define SIM SOPT5 UART1RXSRC SHIFT
                                                   6
#define SIM SOPT5 UART1RXSRC WIDTH
                                                  1
#define SIM SOPT5 UART1RXSRC(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT5 UART1RXSRC SHIFT)) &SIM SOPT5 UART
1RXSRC MASK)
#define SIM SOPT5 UARTOODE MASK
                                                  0x10000u
#define SIM SOPT5 UARTOODE SHIFT
                                                  16
#define SIM SOPT5 UARTOODE WIDTH
#define SIM SOPT5 UARTOODE(x)
(((uint32 t)(((uint32 t)(x)) <<SIM SOPT5 UART0ODE SHIFT)) &SIM SOPT5 UART00
DE MASK)
#define SIM SOPT5 UART10DE MASK
                                                  0x20000u
#define SIM_SOPT5_UART1ODE_SHIFT
                                                  17
#define SIM_SOPT5_UART1ODE_WIDTH
#define SIM SOPT5 UART1ODE(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT5 UART1ODE SHIFT)) & SIM SOPT5 UART10
DE MASK)
#define SIM SOPT5 UART2ODE MASK
                                                  0x40000u
#define SIM SOPT5 UART2ODE SHIFT
                                                  18
```

```
#define SIM SOPT5 UART2ODE WIDTH
#define SIM SOPT5 UART2ODE(x)
(((uint32 t)(((uint32 t)(x))<<SIM SOPT5 UART2ODE SHIFT))&SIM SOPT5 UART2O
DE MASK)
/* SOPT7 Bit Fields */
#define SIM SOPT7 ADCOTRGSEL MASK
                                                  0×F11
#define SIM SOPT7 ADCOTRGSEL SHIFT
                                                  0
#define SIM SOPT7 ADCOTRGSEL WIDTH
#define SIM SOPT7 ADCOTRGSEL(x)
(((uint32_t)(((uint32_t)(x)) << SIM SOPT7 ADCOTRGSEL SHIFT)) &SIM SOPT7 ADCO
TRGSEL MASK)
#define SIM SOPT7 ADCOPRETRGSEL MASK
                                                  0x10u
#define SIM SOPT7 ADCOPRETRGSEL SHIFT
                                                  4
                                                  1
#define SIM SOPT7 ADCOPRETRGSEL WIDTH
#define SIM SOPT7 ADCOPRETRGSEL(x)
(((uint32 t)(((uint32 t)(x))<<SIM SOPT7 ADCOPRETRGSEL SHIFT))&SIM SOPT7 A
DCOPRETRGSEL MASK)
#define SIM SOPT7 ADCOALTTRGEN MASK
                                                  0x80u
#define SIM SOPT7 ADC0ALTTRGEN SHIFT
                                                  7
#define SIM_SOPT7_ADC0ALTTRGEN_WIDTH
                                                  1
#define SIM SOPT7 ADCOALTTRGEN(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT7 ADCOALTTRGEN SHIFT)) & SIM SOPT7 AD
COALTTRGEN MASK)
/* SDID Bit Fields */
#define SIM SDID PINID MASK
                                                  0xFu
#define SIM SDID PINID SHIFT
#define SIM SDID PINID WIDTH
#define SIM SDID PINID(x)
(((uint32 t)(((uint32 t)(x)) << SIM SDID PINID SHIFT)) &SIM SDID PINID MASK)
#define SIM SDID DIEID MASK
                                                  0xF80u
#define SIM SDID DIEID SHIFT
                                                  7
#define SIM SDID DIEID WIDTH
#define SIM SDID DIEID(x)
(((uint32_t)(((uint32_t)(x)) << SIM SDID DIEID SHIFT)) & SIM SDID DIEID MASK)
#define SIM SDID REVID MASK
                                                  0xF000u
#define SIM SDID REVID SHIFT
                                                  12
#define SIM_SDID_REVID_WIDTH
                                                   4
#define SIM_SDID_REVID(x)
(((uint32 t)(((uint32 t)(x)) << SIM SDID REVID SHIFT)) & SIM SDID REVID MASK)
#define SIM SDID SRAMSIZE MASK
                                                  0xF0000u
#define SIM SDID SRAMSIZE SHIFT
                                                  16
#define SIM SDID SRAMSIZE WIDTH
                                                   4
#define SIM SDID SRAMSIZE(x)
(((uint32 t)(((uint32 t)(x)) << SIM SDID SRAMSIZE SHIFT))&SIM SDID SRAMSIZE
#define SIM_SDID_SERIESID_MASK
                                                  0xF00000u
#define SIM SDID SERIESID SHIFT
                                                  20
#define SIM SDID SERIESID WIDTH
                                                  4
#define SIM SDID SERIESID(x)
(((uint32 t)(((uint32 t)(x)) << SIM SDID SERIESID SHIFT)) & SIM SDID SERIESID
MASK)
#define SIM SDID SUBFAMID MASK
                                                  0xF000000u
#define SIM SDID SUBFAMID SHIFT
                                                  24
#define SIM_SDID_SUBFAMID_WIDTH
#define SIM SDID SUBFAMID(x)
(((uint32 t)(((uint32 t)(x)) << SIM SDID SUBFAMID SHIFT)) & SIM SDID SUBFAMID
MASK)
#define SIM SDID FAMID MASK
                                                  0xF0000000u
#define SIM SDID FAMID SHIFT
                                                  28
#define SIM SDID FAMID WIDTH
                                                   4
```

```
#define SIM SDID FAMID(x)
(((uint32 t)(((uint32 t)(x)) << SIM SDID FAMID SHIFT)) & SIM SDID FAMID MASK)
/* SCGC4 Bit Fields */
#define SIM_SCGC4_I2C0_MASK
                                                   0x40u
#define SIM SCGC4 I2C0 SHIFT
                                                   6
#define SIM SCGC4 I2C0 WIDTH
                                                   1
#define SIM SCGC4 I2C0(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC4 I2C0 SHIFT)) & SIM SCGC4 I2C0 MASK)
#define SIM SCGC4 I2C1 MASK
                                                   0x80u
#define SIM SCGC4 I2C1 SHIFT
                                                   7
#define SIM SCGC4 I2C1 WIDTH
                                                   1
#define SIM SCGC4 I2C1(x)
(((uint32 t)(((uint32 t)(x))<<SIM_SCGC4_I2C1_SHIFT))&SIM_SCGC4_I2C1_MASK)
#define SIM SCGC4 UARTO MASK
                                                   0x400u
#define SIM SCGC4 UARTO SHIFT
                                                   10
#define SIM SCGC4 UARTO WIDTH
                                                   1
#define SIM SCGC4 UARTO(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC4 UARTO SHIFT)) &SIM SCGC4 UARTO MAS
#define SIM SCGC4 UART1 MASK
                                                   0x800u
#define SIM SCGC4 UART1 SHIFT
                                                   11
#define SIM SCGC4 UART1 WIDTH
                                                   1
#define SIM SCGC4 UART1(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC4 UART1 SHIFT)) & SIM SCGC4 UART1 MAS
#define SIM SCGC4 UART2 MASK
                                                   0x1000u
#define SIM SCGC4 UART2 SHIFT
                                                   12
#define SIM SCGC4 UART2 WIDTH
                                                   1
#define SIM SCGC4 UART2(x)
(((uint32_t)(((uint32_t)(x)) << SIM SCGC4 UART2 SHIFT)) & SIM SCGC4 UART2 MAS
K)
#define SIM SCGC4 USBOTG MASK
                                                   0x40000u
#define SIM SCGC4 USBOTG SHIFT
                                                   18
#define SIM SCGC4 USBOTG WIDTH
#define SIM SCGC4 USBOTG(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC4 USBOTG SHIFT)) & SIM SCGC4 USBOTG M
#define SIM_SCGC4_CMP_MASK
                                                   0x80000u
#define SIM SCGC4 CMP SHIFT
                                                   19
#define SIM SCGC4 CMP WIDTH
                                                   1
#define SIM SCGC4 CMP(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC4 CMP SHIFT))&SIM SCGC4 CMP MASK)
#define SIM SCGC4 SPIO MASK
                                                   0 \times 40000011
#define SIM SCGC4 SPI0 SHIFT
                                                   2.2
#define SIM_SCGC4_SPI0_WIDTH
#define SIM_SCGC4_SPI0(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC4 SPIO SHIFT)) & SIM SCGC4 SPIO MASK)
#define SIM SCGC4 SPI1 MASK
                                                   0x800000u
                                                   23
#define SIM SCGC4 SPI1 SHIFT
#define SIM SCGC4 SPI1 WIDTH
                                                   1
#define SIM SCGC4 SPI1(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC4 SPI1 SHIFT)) &SIM SCGC4 SPI1 MASK)
/* SCGC5 Bit Fields */
#define SIM_SCGC5_LPTMR_MASK
                                                   0x1u
#define SIM_SCGC5_LPTMR_SHIFT
                                                   0
#define SIM_SCGC5_LPTMR_WIDTH
                                                   1
#define SIM SCGC5 LPTMR(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC5 LPTMR SHIFT)) & SIM SCGC5 LPTMR MAS
K)
#define SIM SCGC5 TSI MASK
                                                   0x20u
```

```
#define SIM SCGC5 TSI SHIFT
                                                   5
#define SIM SCGC5 TSI WIDTH
#define SIM_SCGC5_TSI(x)
(((uint32 t)(((uint32 t)(x))<<SIM SCGC5 TSI SHIFT))&SIM SCGC5 TSI MASK)
#define SIM SCGC5 PORTA MASK
                                                   0x200u
#define SIM SCGC5 PORTA SHIFT
                                                   9
                                                   1
#define SIM SCGC5 PORTA WIDTH
#define SIM SCGC5 PORTA(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC5 PORTA SHIFT)) &SIM SCGC5 PORTA MAS
K)
#define SIM SCGC5 PORTB MASK
                                                   0x400u
#define SIM SCGC5 PORTB SHIFT
                                                   10
#define SIM SCGC5 PORTB WIDTH
#define SIM SCGC5 PORTB(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC5 PORTB SHIFT)) & SIM SCGC5 PORTB MAS
#define SIM SCGC5 PORTC MASK
                                                   0x800u
#define SIM SCGC5 PORTC SHIFT
                                                   11
#define SIM SCGC5 PORTC WIDTH
#define SIM SCGC5 PORTC(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC5 PORTC SHIFT)) & SIM SCGC5 PORTC MAS
#define SIM SCGC5 PORTD MASK
                                                   0x1000u
#define SIM SCGC5 PORTD SHIFT
                                                   12
#define SIM SCGC5 PORTD WIDTH
#define SIM SCGC5 PORTD(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC5 PORTD SHIFT)) & SIM SCGC5 PORTD MAS
#define SIM SCGC5 PORTE MASK
                                                   0x2000u
#define SIM SCGC5 PORTE SHIFT
                                                   13
#define SIM SCGC5 PORTE WIDTH
                                                   1
#define SIM SCGC5 PORTE(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC5 PORTE SHIFT)) & SIM SCGC5 PORTE MAS
K)
/* SCGC6 Bit Fields */
#define SIM SCGC6 FTF MASK
                                                   0x1u
#define SIM_SCGC6_FTF_SHIFT
#define SIM_SCGC6_FTF_WIDTH
#define SIM SCGC6 FTF(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC6 FTF SHIFT))&SIM SCGC6 FTF MASK)
#define SIM SCGC6 DMAMUX MASK
                                                   0x2u
#define SIM SCGC6 DMAMUX SHIFT
                                                   1
#define SIM SCGC6 DMAMUX WIDTH
#define SIM SCGC6 DMAMUX(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC6 DMAMUX SHIFT)) & SIM SCGC6 DMAMUX M
ASK)
#define SIM SCGC6 PIT MASK
                                                   0x800000u
#define SIM SCGC6_PIT_SHIFT
                                                   23
#define SIM SCGC6 PIT WIDTH
#define SIM SCGC6 PIT(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC6 PIT SHIFT)) &SIM SCGC6 PIT MASK)
#define SIM SCGC6 TPMO MASK
                                                  0x1000000u
#define SIM_SCGC6_TPM0_SHIFT
                                                   24
#define SIM_SCGC6_TPM0_WIDTH
#define SIM SCGC6 TPM0(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC6 TPMO SHIFT)) & SIM SCGC6 TPMO MASK)
#define SIM SCGC6 TPM1 MASK
                                                  0x2000000u
#define SIM SCGC6 TPM1 SHIFT
                                                   25
#define SIM SCGC6 TPM1 WIDTH
                                                   1
```

```
#define SIM SCGC6 TPM1(x)
(((uint32_t)(((uint32_t)(x)) << SIM_SCGC6_TPM1_SHIFT)) & SIM_SCGC6_TPM1_MASK)
#define SIM_SCGC6_TPM2_MASK
#define SIM_SCGC6_TPM2_SHIFT
                                                   0x4000000u
                                                   26
#define SIM SCGC6 TPM2 WIDTH
#define SIM SCGC6 TPM2(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC6 TPM2 SHIFT)) & SIM SCGC6 TPM2 MASK)
#define SIM SCGC6 ADC0 MASK
                                                   0x8000000u
#define SIM SCGC6 ADC0 SHIFT
#define SIM SCGC6 ADC0 WIDTH
                                                   1
#define SIM SCGC6 ADC0(x)
(((uint32_t)(((uint32_t)(x)) << SIM_SCGC6_ADC0_SHIFT)) & SIM_SCGC6_ADC0_MASK)
#define SIM SCGC6 RTC MASK
                                                   0x20000000u
                                                   29
#define SIM SCGC6 RTC SHIFT
#define SIM SCGC6 RTC WIDTH
#define SIM SCGC6 RTC(x)
(((uint32_t)(((uint32_t)(x)) << SIM_SCGC6_RTC_SHIFT)) &SIM_SCGC6_RTC_MASK)
#define SIM_SCGC6 DACO MASK
                                                   0x800000000u
#define SIM SCGC6 DAC0 SHIFT
                                                   31
#define SIM SCGC6 DAC0 WIDTH
                                                   1
#define SIM SCGC6 DAC0(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC6 DAC0 SHIFT)) & SIM SCGC6 DAC0 MASK)
/* SCGC7 Bit Fields */
#define SIM SCGC7 DMA MASK
                                                   0x100u
#define SIM SCGC7 DMA SHIFT
                                                   8
#define SIM SCGC7 DMA WIDTH
                                                   1
#define SIM SCGC7 DMA(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC7 DMA SHIFT)) & SIM SCGC7 DMA MASK)
/* CLKDIV1 Bit Fields */
#define SIM CLKDIV1 OUTDIV4 MASK
                                                   0x70000u
#define SIM CLKDIV1 OUTDIV4 SHIFT
                                                   16
#define SIM CLKDIV1 OUTDIV4 WIDTH
                                                   3
#define SIM CLKDIV1 OUTDIV4(x)
(((uint32 t)(((uint32 t)(x)) << SIM CLKDIV1 OUTDIV4 SHIFT)) &SIM CLKDIV1 OUT
DIV4 MASK)
#define SIM CLKDIV1 OUTDIV1 MASK
                                                   0xF0000000u
#define SIM_CLKDIV1_OUTDIV1_SHIFT
                                                   28
#define SIM_CLKDIV1_OUTDIV1_WIDTH
#define SIM CLKDIV1 OUTDIV1(x)
(((uint32 t)(((uint32 t)(x)) << SIM CLKDIV1 OUTDIV1 SHIFT)) &SIM CLKDIV1 OUT
DIV1 MASK)
/* FCFG1 Bit Fields */
#define SIM FCFG1 FLASHDIS MASK
                                                   0x1u
#define SIM FCFG1 FLASHDIS SHIFT
                                                   \cap
#define SIM_FCFG1_FLASHDIS_WIDTH
                                                   1
#define SIM_FCFG1_FLASHDIS(x)
(((uint32 t)(((uint32 t)(x))<<SIM FCFG1 FLASHDIS SHIFT))&SIM FCFG1 FLASHD
IS MASK)
#define SIM FCFG1 FLASHDOZE MASK
                                                   0x2u
#define SIM FCFG1 FLASHDOZE SHIFT
                                                   1
#define SIM FCFG1 FLASHDOZE WIDTH
#define SIM FCFG1 FLASHDOZE(x)
(((uint32 t)(((uint32 t)(x)) << SIM FCFG1 FLASHDOZE SHIFT)) &SIM FCFG1 FLASH
DOZE MASK)
#define SIM FCFG1 PFSIZE MASK
                                                   0xF0000001
#define SIM FCFG1 PFSIZE SHIFT
                                                   2.4
#define SIM FCFG1 PFSIZE WIDTH
                                                   4
#define SIM FCFG1 PFSIZE(x)
(((uint32 t)(((uint32 t)(x)) << SIM FCFG1 PFSIZE SHIFT)) & SIM FCFG1 PFSIZE M
ASK)
```

```
/* FCFG2 Bit Fields */
#define SIM FCFG2 MAXADDR0 MASK
                                                    0x7F000000u
#define SIM_FCFG2_MAXADDR0_SHIFT #define SIM_FCFG2_MAXADDR0_WIDTH
                                                     24
#define SIM FCFG2 MAXADDR0(x)
(((uint32 t)(((uint32 t)(x)) << SIM FCFG2 MAXADDRO SHIFT)) &SIM FCFG2 MAXADD
R0 MASK)
/* UIDMH Bit Fields */
#define SIM UIDMH UID MASK
                                                     0xFFFFu
#define SIM UIDMH UID SHIFT
                                                     \cap
#define SIM UIDMH UID WIDTH
                                                     16
#define SIM UIDMH UID(x)
(((uint32 t)(((uint32 t)(x)) << SIM UIDMH UID SHIFT)) & SIM UIDMH UID MASK)
/* UIDML Bit Fields */
#define SIM UIDML UID MASK
                                                     0xFFFFFFFu
#define SIM UIDML UID SHIFT
                                                     0
#define SIM UIDML UID WIDTH
                                                     32
#define SIM UIDML UID(x)
(((uint32 t)(((uint32 t)(x)) << SIM UIDML UID SHIFT)) & SIM UIDML UID MASK)
/* UIDL Bit Fields */
#define SIM UIDL UID MASK
                                                     0xFFFFFFFFu
#define SIM UIDL UID SHIFT
                                                     0
                                                     32
#define SIM UIDL UID WIDTH
#define SIM UIDL UID(x)
(((uint32 t)(((uint32 t)(x)) << SIM UIDL UID SHIFT)) & SIM UIDL UID MASK)
/* COPC Bit Fields */
#define SIM COPC COPW MASK
                                                     0 \times 111
#define SIM COPC COPW SHIFT
                                                     0
#define SIM_COPC_COPW_WIDTH
                                                     1
#define SIM COPC COPW(x)
(((uint32 t)(((uint32 t)(x)) << SIM COPC COPW SHIFT)) & SIM COPC COPW MASK)
#define SIM COPC COPCLKS MASK
                                                     0x2u
#define SIM COPC COPCLKS SHIFT
                                                     1
#define SIM COPC COPCLKS WIDTH
#define SIM COPC COPCLKS(x)
(((uint32 t)(((uint32 t)(x)) << SIM COPC COPCLKS SHIFT)) & SIM COPC COPCLKS M
ASK)
#define SIM_COPC_COPT_MASK
                                                     0xCu
#define SIM_COPC_COPT_SHIFT
                                                     2
#define SIM COPC COPT WIDTH
#define SIM COPC COPT(x)
(((uint32 t)(((uint32 t)(x)) << SIM COPC COPT SHIFT)) & SIM COPC COPT MASK)
/* SRVCOP Bit Fields */
#define SIM_SRVCOP_SRVCOP_MASK
#define SIM_SRVCOP_SRVCOP_SHIFT
                                                     0xFFu
                                                     0
#define SIM_SRVCOP_SRVCOP_WIDTH
                                                     8
#define SIM SRVCOP SRVCOP(x)
(((uint32 t)(((uint32 t)(x)) << SIM SRVCOP SRVCOP SHIFT))&SIM SRVCOP SRVCOP
MASK)
/ * !
 * @ }
 */ /* end of group SIM Register Masks */
/* SIM - Peripheral instance base addresses */
/** Peripheral SIM base address */
#define SIM BASE
                                                     (0x40047000u)
/** Peripheral SIM base pointer */
#define SIM
                                                     ((SIM Type *)SIM BASE)
```

```
#define SIM BASE PTR
                                             (SIM)
/** Array initializer of SIM peripheral base addresses */
#define SIM BASE ADDRS
                                            { SIM BASE }
/** Array \overline{\text{initializer}} of SIM peripheral base pointers \overline{\text{*}}/
#define SIM BASE PTRS
                                             { SIM }
/* -----
  -- SIM - Register accessor macros
         _____
_____ */
/ * !
* @addtogroup SIM Register Accessor Macros SIM - Register accessor
macros
* @ {
*/
/* SIM - Register instance definitions */
/* SIM */
#define SIM SOPT1
                                             SIM SOPT1 REG(SIM)
#define SIM SOPT1CFG
                                             SIM SOPT1CFG REG(SIM)
#define SIM SOPT2
                                             SIM SOPT2 REG(SIM)
#define SIM SOPT4
                                             SIM SOPT4 REG(SIM)
#define SIM SOPT5
                                             SIM SOPT5 REG(SIM)
#define SIM SOPT7
                                             SIM SOPT7 REG(SIM)
#define SIM SDID
                                             SIM SDID REG(SIM)
#define SIM SCGC4
                                             SIM SCGC4 REG(SIM)
#define SIM SCGC5
                                             SIM SCGC5 REG(SIM)
#define SIM SCGC6
                                             SIM SCGC6 REG(SIM)
#define SIM SCGC7
                                             SIM SCGC7 REG(SIM)
#define SIM CLKDIV1
                                             SIM CLKDIV1 REG(SIM)
                                             SIM FCFG1 REG(SIM)
#define SIM FCFG1
#define SIM FCFG2
                                             SIM FCFG2 REG(SIM)
                                             SIM UIDMH REG(SIM)
#define SIM UIDMH
#define SIM UIDML
                                             SIM UIDML REG(SIM)
#define SIM UIDL
                                             SIM_UIDL_REG(SIM)
#define SIM COPC
                                             SIM COPC REG(SIM)
#define SIM SRVCOP
                                             SIM SRVCOP REG(SIM)
/*!
* @ }
 */ /* end of group SIM Register Accessor Macros */
/*!
* @}
*/ /* end of group SIM Peripheral Access Layer */
/* -----
  -- SMC Peripheral Access Layer
----- */
 * @addtogroup SMC Peripheral Access Layer SMC Peripheral Access Layer
 * @ {
```

```
*/
/** SMC - Register Layout Typedef */
typedef struct {
  IO uint8 t PMPROT;
                                            /**< Power Mode
Protection register, offset: 0x0 */
  IO uint8 t PMCTRL;
                                            /**< Power Mode
Control register, offset: 0x1 */
 IO uint8 t STOPCTRL;
                                            /**< Stop Control
Register, offset: 0x2 */
 I uint8 t PMSTAT;
                                            /**< Power Mode Status
register, offset: 0x3 */
} SMC Type, *SMC MemMapPtr;
/* -----
_____
  -- SMC - Register accessor macros
  ______
----- */
* @addtogroup SMC Register Accessor Macros SMC - Register accessor
macros
* @ {
* /
/* SMC - Register accessors */
#define SMC_PMPROT_REG(base)
                                          ((base)->PMPROT)
#define SMC_PMCTRL_REG(base)
                                          ((base)->PMCTRL)
#define SMC STOPCTRL REG(base)
                                          ((base) ->STOPCTRL)
#define SMC PMSTAT REG(base)
                                          ((base) ->PMSTAT)
/*!
* @ }
*/ /* end of group SMC Register Accessor Macros */
/* -----
_____
  -- SMC Register Masks
  ______
---- */
 * @addtogroup SMC Register Masks SMC Register Masks
 * @ {
*/
/* PMPROT Bit Fields */
#define SMC PMPROT AVLLS MASK
                                          0 \times 211
#define SMC PMPROT AVLLS SHIFT
#define SMC_PMPROT_AVLLS_WIDTH
#define SMC_PMPROT_AVLLS(x)
(((uint8 t)(((uint8 t)(x)) << SMC PMPROT AVLLS SHIFT)) & SMC PMPROT AVLLS MAS
#define SMC PMPROT ALLS MASK
                                          0x8u
#define SMC PMPROT ALLS SHIFT
                                          3
#define SMC PMPROT ALLS WIDTH
                                          1
```

```
#define SMC PMPROT ALLS(x)
(((uint8 t) (((uint8 t) (x)) << SMC PMPROT ALLS SHIFT)) &SMC PMPROT ALLS MASK)
#define SMC_PMPROT_AVLP_MASK
                                                   0x20u
#define SMC_PMPROT_AVLP_SHIFT
                                                   5
#define SMC PMPROT AVLP WIDTH
                                                   1
#define SMC PMPROT AVLP(x)
(((uint8 t)(((uint8 t)(x)) << SMC PMPROT AVLP SHIFT)) & SMC PMPROT AVLP MASK)
/* PMCTRL Bit Fields */
#define SMC PMCTRL STOPM MASK
                                                   0 \times 7 u
#define SMC PMCTRL STOPM SHIFT
                                                   Λ
#define SMC PMCTRL STOPM WIDTH
                                                   3
#define SMC PMCTRL STOPM(x)
(((uint8 t)(((uint8 t)(x)) << SMC PMCTRL STOPM SHIFT)) & SMC PMCTRL STOPM MAS
K)
#define SMC PMCTRL STOPA MASK
                                                   0x8u
#define SMC PMCTRL STOPA SHIFT
                                                   3
#define SMC PMCTRL STOPA WIDTH
#define SMC PMCTRL_STOPA(x)
(((uint8 t) (((uint8 t) (x)) << SMC PMCTRL STOPA SHIFT)) & SMC PMCTRL STOPA MAS
#define SMC PMCTRL RUNM MASK
                                                   0x60u
#define SMC PMCTRL RUNM SHIFT
                                                   5
#define SMC PMCTRL RUNM WIDTH
                                                   2
#define SMC PMCTRL RUNM(x)
(((uint8 t)(((uint8 t)(x)) << SMC PMCTRL RUNM SHIFT)) & SMC PMCTRL RUNM MASK)
/* STOPCTRL Bit Fields */
#define SMC STOPCTRL VLLSM MASK
                                                   0x7u
#define SMC STOPCTRL VLLSM SHIFT
                                                   0
#define SMC STOPCTRL VLLSM WIDTH
                                                   3
#define SMC STOPCTRL VLLSM(x)
(((uint8_t)(((uint8_t)(x)) << SMC STOPCTRL VLLSM SHIFT)) &SMC STOPCTRL VLLSM
#define SMC STOPCTRL PORPO MASK
                                                   0x20u
#define SMC STOPCTRL PORPO SHIFT
                                                   5
#define SMC STOPCTRL PORPO WIDTH
                                                   1
#define SMC STOPCTRL PORPO(x)
(((uint8 t)(((uint8 t)(x)) << SMC STOPCTRL PORPO SHIFT)) & SMC STOPCTRL PORPO
MASK)
#define SMC STOPCTRL PSTOPO MASK
                                                   0xC0u
#define SMC STOPCTRL PSTOPO SHIFT
                                                   6
                                                   2
#define SMC STOPCTRL PSTOPO WIDTH
#define SMC STOPCTRL PSTOPO(x)
(((uint8 t)(((uint8 t)(x)) << SMC STOPCTRL PSTOPO SHIFT)) & SMC STOPCTRL PSTO
PO MASK)
/* PMSTAT Bit Fields */
#define SMC_PMSTAT_PMSTAT_MASK
                                                   0x7Fu
#define SMC PMSTAT PMSTAT SHIFT
                                                   \cap
#define SMC_PMSTAT PMSTAT WIDTH
                                                   7
#define SMC PMSTAT PMSTAT(x)
(((uint8 t)(((uint8 t)(x)) << SMC PMSTAT PMSTAT SHIFT)) & SMC PMSTAT PMSTAT M
ASK)
/*!
 * @ }
 */ /* end of group SMC Register Masks */
/* SMC - Peripheral instance base addresses */
/** Peripheral SMC base address */
#define SMC BASE
                                                    (0x4007E000u)
```

```
/** Peripheral SMC base pointer */
#define SMC
                                         ((SMC Type *)SMC BASE)
#define SMC BASE PTR
                                         (SMC)
/** Array initializer of SMC peripheral base addresses */
                                        { SMC BASE }
#define SMC BASE ADDRS
/** Array initializer of SMC peripheral base pointers */
#define SMC BASE PTRS
/* -----
  -- SMC - Register accessor macros
  ______
---- */
/*!
* @addtogroup SMC Register Accessor Macros SMC - Register accessor
macros
* @ {
*/
/* SMC - Register instance definitions */
/* SMC */
#define SMC PMPROT
                                         SMC PMPROT REG(SMC)
#define SMC PMCTRL
                                         SMC PMCTRL REG(SMC)
#define SMC STOPCTRL
                                         SMC STOPCTRL REG(SMC)
#define SMC PMSTAT
                                         SMC PMSTAT REG(SMC)
/*!
* @ }
*/ /* end of group SMC Register Accessor Macros */
/*!
* @ }
*/ /* end of group SMC Peripheral Access Layer */
/* -----
_____
  -- SPI Peripheral Access Layer
  ______
---- */
/*!
* @addtogroup SPI Peripheral Access Layer SPI Peripheral Access Layer
* @ {
*/
/** SPI - Register Layout Typedef */
typedef struct {
                                          /**< SPI control
 IO uint8 t C1;
register 1, offset: 0x0 */
  IO uint8 t C2;
                                          /**< SPI control
register 2, offset: 0x1 */
 IO uint8_t BR;
                                          /**< SPI baud rate
register, offset: 0x2 */
 IO uint8 t S;
                                          /**< SPI status
register, offset: 0x3 */
     uint8 t RESERVED 0[1];
```

```
IO uint8 t D;
                                                /**< SPI data
register, offset: 0x5 */
     uint8_t RESERVED_1[1];
  __IO uint8_t M;
                                                /**< SPI match
register, offset: 0x7 */
} SPI Type, *SPI MemMapPtr;
/* -----
  -- SPI - Register accessor macros
---- */
/*!
 * @addtogroup SPI Register Accessor Macros SPI - Register accessor
macros
 * @ {
 */
/* SPI - Register accessors */
#define SPI C1 REG(base)
                                              ((base) ->C1)
#define SPI C2 REG(base)
                                              ((base) -> C2)
#define SPI BR REG(base)
                                              ((base) ->BR)
#define SPI S REG(base)
                                              ((base) ->S)
#define SPI D REG(base)
                                              ((base)->D)
#define SPI M REG(base)
                                              ((base) ->M)
/*!
* @ }
 */ /* end of group SPI Register Accessor Macros */
/* -----
  -- SPI Register Masks
---- */
/*!
 * @addtogroup SPI Register Masks SPI Register Masks
 * @ {
 * /
/* C1 Bit Fields */
#define SPI_C1_LSBFE_MASK
                                              0x1u
#define SPI_C1_LSBFE_SHIFT
                                              Ω
#define SPI C1 LSBFE WIDTH
#define SPI C1 LSBFE(x)
(((uint8 t)(((uint8 t)(x)) << SPI C1 LSBFE SHIFT)) & SPI C1 LSBFE MASK)
#define SPI C1 SSOE MASK
                                              0x2u
#define SPI C1 SSOE SHIFT
                                              1
#define SPI_C1_SSOE_WIDTH
#define SPI_C1_SSOE(x)
(((uint8 t)(((uint8 t)(x)) << SPI C1 SSOE SHIFT)) & SPI C1 SSOE MASK)
#define SPI C1 CPHA MASK
                                              0x4u
#define SPI C1 CPHA SHIFT
                                              2
#define SPI C1 CPHA WIDTH
#define SPI C1 CPHA(x)
(((uint8 t)(((uint8 t)(x)) << SPI C1 CPHA SHIFT)) & SPI C1 CPHA MASK)
```

```
#define SPI C1 CPOL MASK
                                                   0x8u
#define SPI C1 CPOL SHIFT
                                                   3
#define SPI_C1_CPOL_WIDTH
                                                   1
#define SPI_C1_CPOL(x)
(((uint8 t)(((uint8 t)(x)) << SPI C1 CPOL SHIFT)) & SPI C1 CPOL MASK)
#define SPI C1 MSTR MASK
                                                   0x10u
#define SPI C1 MSTR SHIFT
                                                   4
#define SPI C1 MSTR WIDTH
                                                   1
#define SPI C1 MSTR(x)
(((uint8 t) (((uint8 t)(x)) << SPI C1 MSTR SHIFT)) & SPI C1 MSTR MASK)
#define SPI_C1 SPTIE MASK
                                                   0x20u
#define SPI_C1_SPTIE_SHIFT
                                                   5
                                                   1
#define SPI C1 SPTIE WIDTH
#define SPI C1 SPTIE(x)
(((uint8 t)(((uint8 t)(x)) << SPI C1 SPTIE SHIFT)) & SPI C1 SPTIE MASK)
#define SPI C1 SPE MASK
#define SPI C1 SPE SHIFT
                                                   6
#define SPI C1 SPE WIDTH
                                                   1
#define SPI C1 SPE(x)
(((uint8 t)(((uint8 t)(x)) << SPI C1 SPE SHIFT)) & SPI C1 SPE MASK)
#define SPI C1 SPIE MASK
                                                   0x80u
#define SPI C1 SPIE SHIFT
                                                   7
#define SPI C1 SPIE WIDTH
                                                   1
#define SPI C1 SPIE(x)
(((uint8 t)(((uint8 t)(x)) << SPI C1 SPIE SHIFT)) & SPI C1 SPIE MASK)
/* C2 Bit Fields */
#define SPI C2 SPC0 MASK
                                                   0x1u
#define SPI C2 SPC0 SHIFT
                                                   0
#define SPI C2 SPC0 WIDTH
                                                   1
#define SPI C2 SPC0(x)
(((uint8 t)(((uint8 t)(x)) << SPI C2 SPC0 SHIFT)) & SPI C2 SPC0 MASK)
#define SPI C2 SPISWAI MASK
                                                   0x2u
#define SPI C2 SPISWAI SHIFT
                                                   1
#define SPI C2 SPISWAI WIDTH
#define SPI C2 SPISWAI(x)
(((uint8 t)(((uint8 t)(x)) << SPI C2 SPISWAI SHIFT)) & SPI C2 SPISWAI MASK)
#define SPI_C2_RXDMAE_MASK
                                                   0x4u
#define SPI_C2_RXDMAE_SHIFT
                                                   2
                                                   1
#define SPI_C2_RXDMAE_WIDTH
#define SPI C2 RXDMAE(x)
(((uint8 t)(((uint8 t)(x)) << SPI C2 RXDMAE SHIFT)) &SPI C2 RXDMAE MASK)
#define SPI C2 BIDIROE MASK
                                                   0x8u
#define SPI C2 BIDIROE SHIFT
                                                   3
#define SPI C2 BIDIROE WIDTH
                                                   1
#define SPI C2 BIDIROE(x)
(((uint8 t)(((uint8 t)(x)) << SPI C2 BIDIROE SHIFT)) & SPI C2 BIDIROE MASK)
#define SPI C2 MODFEN MASK
                                                   0x10u
                                                   4
#define SPI C2 MODFEN SHIFT
#define SPI C2 MODFEN WIDTH
#define SPI C2 MODFEN(x)
(((uint8 t)(((uint8 t)(x))<<SPI C2 MODFEN SHIFT))&SPI C2 MODFEN MASK)
#define SPI C2 TXDMAE MASK
                                                   0x20u
#define SPI_C2_TXDMAE_SHIFT
                                                   5
#define SPI_C2_TXDMAE_WIDTH
                                                   1
#define SPI C2 TXDMAE(x)
(((uint8 t) (((uint8 t)(x)) << SPI C2 TXDMAE SHIFT)) & SPI C2 TXDMAE MASK)
#define SPI C2 SPMIE MASK
                                                   0x80u
#define SPI C2 SPMIE SHIFT
                                                   7
#define SPI C2 SPMIE WIDTH
                                                   1
```

```
#define SPI C2 SPMIE(x)
(((uint8 t)(((uint8 t)(x)) << SPI C2 SPMIE SHIFT)) & SPI C2 SPMIE MASK)
/* BR Bit Fields */
#define SPI BR SPR MASK
                                                   0 \times F11
#define SPI BR SPR SHIFT
                                                   0
#define SPI BR SPR WIDTH
                                                   4
#define SPI BR SPR(x)
(((uint8 t)(((uint8 t)(x))<<SPI BR SPR SHIFT))&SPI BR SPR MASK)
#define SPI BR SPPR MASK
                                                   0 \times 70 u
#define SPI BR SPPR SHIFT
                                                   4
#define SPI BR SPPR WIDTH
                                                   3
#define SPI BR SPPR(x)
(((uint8 t)(((uint8 t)(x))<<SPI BR SPPR SHIFT))&SPI BR SPPR MASK)
/* S Bit Fields */
#define SPI S MODF MASK
                                                   0x10u
#define SPI S MODF SHIFT
                                                   4
#define SPI S MODF WIDTH
#define SPI S MODF(x)
(((uint8 t)(((uint8 t)(x))<<SPI S MODF SHIFT))&SPI S MODF MASK)
#define SPI S SPTEF MASK
                                                   0x20u
#define SPI_S_SPTEF_SHIFT
                                                   5
#define SPI_S_SPTEF_WIDTH
                                                   1
#define SPI S SPTEF(x)
(((uint8 t)(((uint8 t)(x)) << SPI S SPTEF SHIFT)) & SPI S SPTEF MASK)
#define SPI S SPMF MASK
                                                   0x40u
#define SPI S SPMF SHIFT
                                                   6
#define SPI S SPMF WIDTH
                                                   1
#define SPI S SPMF(x)
(((uint8 t)(((uint8 t)(x))<<SPI S SPMF SHIFT))&SPI S SPMF MASK)
#define SPI S SPRF MASK
                                                   0x80u
                                                   7
#define SPI S SPRF SHIFT
#define SPI S SPRF WIDTH
#define SPI S SPRF(x)
(((uint8_t)(((uint8_t)(x))<<SPI_S_SPRF_SHIFT))&SPI S SPRF MASK)</pre>
/* D Bit Fields */
#define SPI D Bits MASK
                                                   0xFFu
#define SPI_D_Bits_SHIFT
                                                   0
#define SPI_D_Bits_WIDTH
                                                   8
#define SPI D Bits(x)
(((uint8 t)(((uint8 t)(x)) << SPI D Bits SHIFT)) & SPI D Bits MASK)
/* M Bit Fields */
#define SPI M Bits MASK
                                                   0xFFu
#define SPI M Bits SHIFT
                                                   0
#define SPI M Bits WIDTH
                                                   8
#define SPI M Bits(x)
(((uint8 t)(((uint8 t)(x)) << SPI M Bits SHIFT)) & SPI M Bits MASK)
/*!
* @ }
 */ /* end of group SPI Register Masks */
/* SPI - Peripheral instance base addresses */
/** Peripheral SPIO base address */
#define SPI0 BASE
                                                    (0x40076000u)
/** Peripheral SPIO base pointer */
#define SPI0
                                                    ((SPI Type *)SPIO BASE)
#define SPIO BASE PTR
                                                    (SPIO)
/** Peripheral SPI1 base address */
#define SPI1 BASE
                                                    (0x40077000u)
```

```
/** Peripheral SPI1 base pointer */
#define SPI1
                                         ((SPI Type *)SPI1 BASE)
#define SPI1 BASE PTR
                                         (SPI1)
/** Array initializer of SPI peripheral base addresses */
#define SPI BASE ADDRS
                                        { SPIO BASE, SPI1 BASE }
/** Array initializer of SPI peripheral base pointers */
#define SPI BASE PTRS
/* -----
  -- SPI - Register accessor macros
  ______
---- */
/*!
* @addtogroup SPI Register Accessor Macros SPI - Register accessor
macros
* @ {
*/
/* SPI - Register instance definitions */
/* SPIO */
#define SPI0 C1
                                         SPI C1 REG(SPIO)
#define SPI0 C2
                                         SPI C2 REG(SPI0)
#define SPI0 BR
                                         SPI BR REG(SPI0)
#define SPI0 S
                                         SPI S REG(SPI0)
#define SPI0 D
                                         SPI D REG(SPI0)
#define SPI0 M
                                         SPI M REG(SPI0)
/* SPI1 */
#define SPI1 C1
                                         SPI C1 REG(SPI1)
#define SPI1 C2
                                         SPI C2 REG(SPI1)
#define SPI1 BR
                                         SPI BR REG(SPI1)
#define SPI1 S
                                         SPI S REG(SPI1)
#define SPI1 D
                                         SPI D REG(SPI1)
#define SPI1 M
                                         SPI M REG(SPI1)
/*!
* @ }
*/ /* end of group SPI Register_Accessor_Macros */
/*!
* @}
 */ /* end of group SPI Peripheral Access Layer */
/* -----
  -- TPM Peripheral Access Layer
  ______
---- */
/*!
 * @addtogroup TPM Peripheral Access Layer TPM Peripheral Access Layer
* @ {
*/
/** TPM - Register Layout Typedef */
typedef struct {
```

```
__IO uint32_t SC;
                                              /**< Status and
Control, offset: 0x0 */
  __IO uint32 t CNT;
                                              /**< Counter, offset:
0x4 */
   IO uint32 t MOD;
                                              /**< Modulo, offset:
0x8 */
                                              /* offset: 0xC, array
 struct {
step: 0x8 */
                                               /**< Channel (n)</pre>
  IO uint32 t CnSC;
Status and Control, array offset: 0xC, array step: 0x8 */
  ___IO uint32_t CnV;
                                               /**< Channel (n)
Value, array offset: 0x10, array step: 0x8 */
 } CONTROLS[6];
     uint8 t RESERVED 0[20];
  IO uint32 t STATUS;
                                             /**< Capture and
Compare Status, offset: 0x50 */
     uint8 t RESERVED 1[48];
   IO uint3\overline{2} t CONF;
                                             /**< Configuration,</pre>
offset: 0x84 */
} TPM Type, *TPM MemMapPtr;
/* -----
  -- TPM - Register accessor macros
---- */
/*!
* @addtogroup TPM Register Accessor Macros TPM - Register accessor
macros
* @ {
*/
/* TPM - Register accessors */
#define TPM SC REG(base)
                                            ((base) ->SC)
                                            ((base)->CNT)
#define TPM_CNT_REG(base)
#define TPM_MOD_REG(base)
                                            ((base)->MOD)
#define TPM_CnSC_REG(base,index)
                                            ((base)-
>CONTROLS[index].CnSC)
#define TPM CnSC COUNT
#define TPM CnV REG(base,index)
                                           ((base) -
>CONTROLS[index].CnV)
#define TPM CnV COUNT
#define TPM STATUS REG(base)
                                            ((base) ->STATUS)
#define TPM CONF REG(base)
                                            ((base)->CONF)
/*!
* @ }
*/ /* end of group TPM Register Accessor Macros */
/* -----
  -- TPM Register Masks
  ______
---- */
* @addtogroup TPM Register Masks TPM Register Masks
```

```
* @ {
*/
/* SC Bit Fields */
#define TPM SC PS MASK
                                                   0x7u
#define TPM SC PS SHIFT
                                                   0
#define TPM SC PS WIDTH
                                                   3
#define TPM SC PS(x)
(((uint32 t)(((uint32 t)(x)) << TPM SC PS SHIFT)) & TPM SC PS MASK)
#define TPM SC CMOD MASK
                                                   0x18u
#define TPM SC CMOD SHIFT
                                                   3
                                                   2
#define TPM_SC_CMOD_WIDTH
#define TPM SC CMOD(x)
(((uint32 t)(((uint32 t)(x))<<TPM SC CMOD SHIFT))&TPM SC CMOD MASK)
#define TPM SC CPWMS MASK
                                                   0x20u
#define TPM SC CPWMS SHIFT
                                                   5
#define TPM SC CPWMS WIDTH
#define TPM SC CPWMS(x)
(((uint32 t)(((uint32 t)(x))<<TPM SC CPWMS SHIFT))&TPM SC CPWMS MASK)
#define TPM SC TOIE MASK
                                                   0x40u
#define TPM_SC_TOIE_SHIFT
                                                   6
                                                   1
#define TPM SC TOIE WIDTH
#define TPM SC TOIE(x)
(((uint32 t)(((uint32 t)(x))<<TPM SC TOIE SHIFT))&TPM SC TOIE MASK)
#define TPM SC TOF MASK
                                                   0x80u
#define TPM SC TOF SHIFT
                                                   7
#define TPM SC TOF WIDTH
                                                   1
#define TPM SC TOF(x)
(((uint32 t)(((uint32 t)(x)) << TPM SC TOF SHIFT)) &TPM SC TOF MASK)
#define TPM SC DMA MASK
                                                   0x100u
#define TPM SC DMA SHIFT
                                                   8
#define TPM SC DMA WIDTH
#define TPM SC DMA(x)
(((uint32_t)(((uint32_t)(x))<<TPM_SC_DMA_SHIFT))&TPM_SC_DMA_MASK)
/* CNT Bit Fields */
#define TPM CNT COUNT MASK
                                                   0xFFFFu
#define TPM_CNT_COUNT_SHIFT
#define TPM_CNT_COUNT_WIDTH
                                                   16
#define TPM CNT COUNT(x)
(((uint32 t)(((uint32 t)(x))<<TPM CNT COUNT SHIFT))&TPM CNT COUNT MASK)
/* MOD Bit Fields */
#define TPM MOD MOD MASK
                                                   0xFFFFu
#define TPM MOD MOD SHIFT
                                                   0
#define TPM MOD MOD WIDTH
                                                   16
#define TPM MOD MOD(x)
(((uint32_t)(((uint32_t)(x))<<TPM_MOD_MOD_SHIFT))&TPM_MOD_MOD_MASK)
/* CnSC Bit Fields */
#define TPM CnSC DMA MASK
                                                   0x1u
#define TPM CnSC DMA SHIFT
                                                   0
#define TPM CnSC DMA WIDTH
                                                   1
#define TPM CnSC DMA(x)
(((uint32 t)(((uint32 t)(x))<<TPM CnSC DMA SHIFT))&TPM CnSC DMA MASK)
#define TPM_CnSC_ELSA_MASK
                                                   0x4u
#define TPM_CnSC_ELSA_SHIFT
                                                   2
#define TPM_CnSC_ELSA_WIDTH
                                                   1
#define TPM_CnSC_ELSA(x)
(((uint32\_t)(((uint32\_t)(x)) << TPM\_CnSC\_ELSA\_SHIFT)) \& TPM\_CnSC\_ELSA\_MASK)
#define TPM CnSC ELSB MASK
                                                   0x8u
#define TPM CnSC ELSB SHIFT
                                                   3
#define TPM CnSC ELSB WIDTH
                                                   1
```

```
#define TPM CnSC ELSB(x)
(((uint32 t)(((uint32 t)(x))<<TPM CnSC ELSB SHIFT))&TPM CnSC ELSB MASK)
#define TPM CnSC MSA MASK
                                                  0x10u
#define TPM_CnSC_MSA_SHIFT
                                                  4
#define TPM CnSC MSA WIDTH
                                                  1
#define TPM CnSC MSA(x)
(((uint32 t)(((uint32 t)(x))<<TPM CnSC MSA SHIFT))&TPM CnSC MSA MASK)
#define TPM CnSC MSB MASK
                                                  0x20u
#define TPM CnSC MSB SHIFT
#define TPM CnSC MSB WIDTH
                                                  1
#define TPM CnSC MSB(x)
(((uint32 t)(((uint32 t)(x))<<TPM CnSC MSB SHIFT))&TPM CnSC MSB MASK)
#define TPM CnSC CHIE MASK
                                                  0x40u
#define TPM_CnSC_CHIE_SHIFT
                                                  6
#define TPM CnSC CHIE WIDTH
                                                  1
#define TPM CnSC CHIE(x)
(((uint32 t)(((uint32 t)(x)) << TPM CnSC CHIE SHIFT))&TPM CnSC CHIE MASK)
#define TPM CnSC CHF MASK
                                                  0x80u
#define TPM CnSC CHF SHIFT
                                                  7
#define TPM CnSC CHF WIDTH
                                                  1
#define TPM CnSC CHF(x)
(((uint32 t)(((uint32 t)(x))<<TPM CnSC CHF SHIFT))&TPM CnSC CHF MASK)
/* CnV Bit Fields */
#define TPM CnV VAL MASK
                                                  0xFFFFu
#define TPM CnV VAL SHIFT
                                                  \cap
#define TPM CnV VAL WIDTH
                                                  16
#define TPM CnV VAL(x)
(((uint32 t)(((uint32 t)(x))<<TPM CnV VAL SHIFT))&TPM CnV VAL MASK)
/* STATUS Bit Fields */
#define TPM STATUS CHOF MASK
                                                  0x1u
                                                  0
#define TPM STATUS CHOF SHIFT
#define TPM STATUS CHOF WIDTH
                                                  1
#define TPM STATUS CHOF(x)
(((uint32 t)(((uint32 t)(x))<<TPM STATUS CHOF SHIFT))&TPM STATUS CHOF MAS
#define TPM STATUS CH1F MASK
                                                  0x2u
#define TPM STATUS CH1F SHIFT
                                                  1
#define TPM_STATUS_CH1F_WIDTH
#define TPM STATUS CH1F(x)
(((uint32 t)(((uint32 t)(x))<<TPM STATUS CH1F SH1FT))&TPM STATUS CH1F MAS
#define TPM STATUS CH2F MASK
                                                  0x4u
#define TPM STATUS CH2F SHIFT
                                                  2
#define TPM STATUS CH2F WIDTH
                                                  1
#define TPM STATUS CH2F(x)
(((uint32 t)(((uint32 t)(x))<<TPM STATUS CH2F SHIFT))&TPM STATUS CH2F MAS
K)
#define TPM STATUS CH3F MASK
                                                  0x8u
#define TPM STATUS CH3F SHIFT
                                                  3
#define TPM STATUS CH3F WIDTH
                                                  1
#define TPM STATUS CH3F(x)
(((uint32 t)(((uint32 t)(x))<<TPM STATUS CH3F SHIFT))&TPM STATUS CH3F MAS
K)
#define TPM STATUS CH4F MASK
                                                  0x10u
#define TPM STATUS CH4F SHIFT
                                                  4
#define TPM STATUS CH4F WIDTH
                                                  1
#define TPM STATUS CH4F(x)
(((uint32 t)(((uint32 t)(x))<<TPM STATUS CH4F SHIFT))&TPM STATUS CH4F MAS
K)
                                                  0x20u
#define TPM STATUS CH5F MASK
```

```
#define TPM STATUS CH5F SHIFT
                                                   5
#define TPM STATUS CH5F WIDTH
                                                   1
#define TPM_STATUS_CH5F(x)
(((uint32 t)(((uint32 t)(x))<<TPM STATUS CH5F SHIFT))&TPM STATUS CH5F MAS
#define TPM STATUS TOF MASK
                                                   0 \times 10011
#define TPM STATUS TOF SHIFT
                                                   8
#define TPM STATUS TOF WIDTH
                                                   1
#define TPM_STATUS TOF(x)
(((uint32 t)(((uint32 t)(x)) << TPM STATUS TOF SHIFT)) & TPM STATUS TOF MASK)
/* CONF Bit Fields */
#define TPM_CONF_DOZEEN_MASK
                                                   0x20u
#define TPM CONF DOZEEN SHIFT
                                                   5
                                                   1
#define TPM CONF DOZEEN WIDTH
#define TPM CONF DOZEEN(x)
(((uint32_t)(((uint32_t)(x))<<TPM_CONF_DOZEEN_SHIFT))&TPM_CONF_DOZEEN_MAS
#define TPM CONF DBGMODE MASK
                                                   0xC0u
#define TPM CONF DBGMODE SHIFT
                                                   6
#define TPM_CONF_DBGMODE_WIDTH
                                                   2
#define TPM CONF DBGMODE(x)
(((uint32 t)(((uint32 t)(x))<<TPM CONF DBGMODE SHIFT))&TPM CONF DBGMODE M
ASK)
#define TPM CONF GTBEEN MASK
                                                   0x200u
#define TPM CONF GTBEEN SHIFT
                                                   9
#define TPM CONF GTBEEN WIDTH
                                                   1
#define TPM CONF GTBEEN(x)
(((uint32 t)(((uint32 t)(x))<<TPM CONF GTBEEN SHIFT))&TPM CONF GTBEEN MAS
K)
#define TPM CONF CSOT MASK
                                                   0x10000u
#define TPM CONF CSOT SHIFT
                                                   16
#define TPM CONF CSOT WIDTH
#define TPM CONF CSOT(x)
(((uint32_t)(((uint32_t)(x)) << TPM CONF CSOT SHIFT)) & TPM CONF CSOT MASK)
#define TPM CONF CSOO MASK
                                                   0x20000u
#define TPM CONF CSOO SHIFT
                                                   17
#define TPM_CONF_CSOO_WIDTH
                                                   1
#define TPM_CONF_CSOO(x)
(((uint32 t)(((uint32 t)(x))<<TPM CONF CSOO SHIFT))&TPM CONF CSOO MASK)
#define TPM CONF CROT MASK
                                                   0x40000u
#define TPM CONF CROT SHIFT
                                                   18
#define TPM CONF CROT WIDTH
#define TPM CONF CROT(x)
(((uint32 t)(((uint32 t)(x)) << TPM CONF CROT SHIFT))&TPM CONF CROT MASK)
#define TPM_CONF_TRGSEL_MASK
#define TPM_CONF_TRGSEL_SHIFT
                                                   0xF000000u
                                                   24
#define TPM CONF TRGSEL WIDTH
#define TPM CONF TRGSEL(x)
(((uint32 t)(((uint32 t)(x))<<TPM CONF TRGSEL SHIFT))&TPM CONF TRGSEL MAS
K)
/*!
 */ /* end of group TPM Register Masks */
/* TPM - Peripheral instance base addresses */
/** Peripheral TPMO base address */
#define TPM0 BASE
                                                   (0x40038000u)
/** Peripheral TPMO base pointer */
```

```
#define TPM0
                                                 ((TPM Type *)TPM0 BASE)
#define TPM0 BASE PTR
                                                 (TPM0)
/** Peripheral TPM1 base address */
#define TPM1 BASE
                                                 (0x40039000u)
/** Peripheral TPM1 base pointer */
#define TPM1
                                                 ((TPM Type *)TPM1 BASE)
#define TPM1 BASE PTR
                                                 (TPM1)
/** Peripheral TPM2 base address */
#define TPM2 BASE
                                                 (0x4003A000u)
/** Peripheral TPM2 base pointer */
                                                 ((TPM Type *)TPM2 BASE)
#define TPM2
#define TPM2 BASE PTR
                                                 (TPM2)
/** Array initializer of TPM peripheral base addresses */
#define TPM BASE ADDRS
                                                { TPMO BASE, TPM1 BASE,
TPM2 BASE }
/** Array initializer of TPM peripheral base pointers */
#define TPM BASE PTRS
                                                { TPM0, TPM1, TPM2 }
/* -----
-----
   -- TPM - Register accessor macros
----- */
* @addtogroup TPM Register Accessor Macros TPM - Register accessor
macros
* @ {
 */
/* TPM - Register instance definitions */
/* TPM0 */
#define TPM0 SC
                                                 TPM SC REG(TPM0)
#define TPM0 CNT
                                                 TPM CNT REG(TPM0)
#define TPM0 MOD
                                                 TPM MOD REG(TPM0)
#define TPM0 COSC
                                                 TPM CnSC REG(TPM0,0)
#define TPM0_C0V
                                                 TPM_CnV_REG(TPM0,0)
#define TPM0 C1SC
                                                 TPM CnSC REG(TPM0,1)
                                                 TPM CnV REG(TPM0,1)
#define TPM0 C1V
#define TPM0 C2SC
                                                 TPM CnSC REG(TPM0,2)
                                                 TPM CnV REG(TPM0,2)
#define TPM0 C2V
                                                 TPM CnSC REG(TPM0,3)
#define TPM0 C3SC
#define TPM0 C3V
                                                 TPM CnV REG(TPM0,3)
#define TPM0_C4SC
                                                 TPM CnSC REG(TPM0, 4)
#define TPM0_C4V
                                                 TPM_CnV_REG(TPM0,4)
#define TPM0 C5SC
                                                 TPM CnSC REG(TPM0,5)
                                                 TPM CnV REG(TPM0,5)
#define TPM0 C5V
#define TPM0 STATUS
                                                 TPM STATUS REG(TPM0)
#define TPM0 CONF
                                                 TPM CONF REG(TPM0)
/* TPM1 */
#define TPM1 SC
                                                 TPM SC REG(TPM1)
                                                 TPM CNT REG(TPM1)
#define TPM1 CNT
#define TPM1 MOD
                                                 TPM MOD REG(TPM1)
                                                 TPM CnSC REG(TPM1,0)
#define TPM1 COSC
#define TPM1 COV
                                                 TPM CnV REG(TPM1,0)
                                                 TPM CnSC REG(TPM1, 1)
#define TPM1 C1SC
#define TPM1 C1V
                                                 TPM CnV REG(TPM1,1)
#define TPM1 STATUS
                                                 TPM STATUS REG(TPM1)
#define TPM1 CONF
                                                 TPM CONF REG(TPM1)
```

```
/* TPM2 */
#define TPM2 SC
                                            TPM SC REG(TPM2)
#define TPM2 CNT
                                            TPM_CNT_REG(TPM2)
#define TPM2 MOD
                                            TPM MOD REG(TPM2)
#define TPM2 COSC
                                            TPM CnSC REG(TPM2,0)
#define TPM2 COV
                                            TPM CnV REG(TPM2,0)
                                            TPM CnSC REG(TPM2,1)
#define TPM2 C1SC
#define TPM2 C1V
                                            TPM CnV REG(TPM2, 1)
#define TPM2 STATUS
                                            TPM STATUS REG(TPM2)
#define TPM2 CONF
                                            TPM CONF REG(TPM2)
/* TPM - Register array accessors */
#define TPM0 CnSC(index)
                                            TPM CnSC REG(TPM0,index)
                                            TPM_CnSC_REG(TPM1,index)
#define TPM1_CnSC(index)
#define TPM2 CnSC(index)
                                            TPM CnSC REG(TPM2, index)
#define TPM0 CnV(index)
                                            TPM CnV REG(TPM0, index)
#define TPM1 CnV(index)
                                            TPM CnV REG(TPM1, index)
                                            TPM CnV REG(TPM2, index)
#define TPM2 CnV(index)
/*!
* (a)
*/ /* end of group TPM Register Accessor Macros */
/*!
* @ }
*/ /* end of group TPM Peripheral Access Layer */
  -- TSI Peripheral Access Layer
  -----
---- */
* @addtogroup TSI Peripheral Access Layer TSI Peripheral Access Layer
 * @ {
* /
/** TSI - Register Layout Typedef */
typedef struct {
  IO uint32 t GENCS;
                                             /**< TSI General
Control and Status Register, offset: 0x0 */
                                              /**< TSI DATA
 __IO uint32_t DATA;
Register, offset: 0x4 */
 IO uint32 t TSHD;
                                              /**< TSI Threshold
Register, offset: 0x8 */
} TSI Type, *TSI MemMapPtr;
/* -----
  -- TSI - Register accessor macros
  ______
---- */
/*!
* @addtogroup TSI Register Accessor Macros TSI - Register accessor
macros
* @ {
```

```
* /
```

```
/* TSI - Register accessors */
                                                ((base)->GENCS)
#define TSI GENCS REG(base)
#define TSI DATA REG(base)
                                                 ((base)->DATA)
#define TSI TSHD REG(base)
                                                  ((base)->TSHD)
/*!
* @}
 ^{*}/ /* end of group TSI Register Accessor Macros ^{*}/
/* -----
   -- TSI Register Masks
---- */
/*!
 * @addtogroup TSI Register Masks TSI Register Masks
 * @ {
* /
/* GENCS Bit Fields */
#define TSI GENCS CURSW MASK
                                                 0x2u
#define TSI GENCS CURSW SHIFT
                                                 1
#define TSI_GENCS CURSW WIDTH
#define TSI GENCS CURSW(x)
(((uint32 t)(((uint32 t)(x)) <<TSI GENCS CURSW SHIFT))&TSI GENCS CURSW MAS
K)
#define TSI GENCS EOSF MASK
                                                 0x4u
#define TSI GENCS EOSF SHIFT
                                                 2
#define TSI GENCS EOSF WIDTH
#define TSI GENCS EOSF(x)
(((uint32 t)(((uint32 t)(x)) <<TSI GENCS EOSF SHIFT))&TSI GENCS EOSF MASK)
#define TSI_GENCS_SCNIP_MASK
                                                 0x8u
#define TSI_GENCS_SCNIP_SHIFT
#define TSI_GENCS_SCNIP_WIDTH
#define TSI GENCS SCNIP(x)
(((uint32 t)(((uint32 t)(x))<<TSI GENCS SCNIP SHIFT))&TSI GENCS SCNIP MAS
K)
#define TSI GENCS STM MASK
                                                 0x10u
#define TSI GENCS STM SHIFT
                                                 4
#define TSI_GENCS_STM_WIDTH
#define TSI_GENCS_STM(x)
(((uint32 t)(((uint32 t)(x)) << TSI GENCS STM SHIFT))&TSI GENCS STM MASK)
#define TSI GENCS STPE MASK
                                                0x20u
#define TSI GENCS STPE SHIFT
                                                 5
#define TSI GENCS STPE WIDTH
                                                 1
#define TSI GENCS STPE(x)
(((uint32 t)(((uint32 t)(x)) << TSI GENCS STPE SHIFT)) & TSI GENCS STPE MASK)
#define TSI_GENCS_TSIIEN_MASK
#define TSI_GENCS_TSIIEN_SHIFT
                                              0x40u
#define TSI_GENCS_TSIIEN_WIDTH
                                                 1
#define TSI GENCS TSIIEN(x)
(((uint32 t)(((uint32 t)(x))<<TSI GENCS TSIIEN SHIFT))&TSI GENCS TSIIEN M
#define TSI GENCS TSIEN MASK
                                                 0x80u
#define TSI GENCS TSIEN SHIFT
                                                 7
```

```
#define TSI GENCS TSIEN WIDTH
                                                  1
#define TSI GENCS TSIEN(x)
(((uint32 t)(((uint32 t)(x))<<TSI GENCS TSIEN SHIFT))&TSI GENCS TSIEN MAS
#define TSI GENCS NSCN MASK
                                                  0x1F00u
#define TSI GENCS NSCN SHIFT
                                                  8
                                                  5
#define TSI GENCS NSCN WIDTH
#define TSI GENCS NSCN(x)
(((uint32 t)(((uint32 t)(x)) << TSI GENCS NSCN SHIFT)) & TSI GENCS NSCN MASK)
#define TSI GENCS PS MASK
                                                  0xE000u
#define TSI_GENCS_PS_SHIFT
                                                  13
#define TSI_GENCS_PS_WIDTH
                                                  3
#define TSI GENCS PS(x)
(((uint32 t)(((uint32 t)(x))<<TSI GENCS PS SHIFT))&TSI GENCS PS MASK)
#define TSI GENCS EXTCHRG MASK
                                                  0x70000u
#define TSI GENCS EXTCHRG SHIFT
                                                  16
#define TSI GENCS EXTCHRG WIDTH
#define TSI GENCS EXTCHRG(x)
(((uint32 t)(((uint32 t)(x)) << TSI GENCS EXTCHRG SHIFT))&TSI GENCS EXTCHRG
MASK)
#define TSI_GENCS_DVOLT MASK
                                                  0x180000u
#define TSI GENCS DVOLT SHIFT
                                                  19
#define TSI GENCS DVOLT WIDTH
                                                  2
#define TSI GENCS DVOLT(x)
(((uint32 t)(((uint32 t)(x)) << TSI GENCS DVOLT SHIFT))&TSI GENCS DVOLT MAS
#define TSI GENCS REFCHRG MASK
                                                  0xE00000u
#define TSI GENCS REFCHRG SHIFT
                                                  21
#define TSI GENCS REFCHRG WIDTH
                                                  3
#define TSI GENCS REFCHRG(x)
(((uint32_t)(((uint32_t)(x))<<TSI GENCS REFCHRG SHIFT))&TSI GENCS REFCHRG
#define TSI GENCS MODE MASK
                                                  0xF000000u
#define TSI GENCS MODE SHIFT
                                                  24
#define TSI GENCS MODE WIDTH
                                                  4
#define TSI GENCS MODE(x)
(((uint32 t)(((uint32 t)(x)) << TSI GENCS MODE SHIFT))&TSI GENCS MODE MASK)
#define TSI_GENCS_ESOR_MASK
                                                  0x10000000u
#define TSI GENCS ESOR SHIFT
                                                  28
#define TSI GENCS ESOR WIDTH
                                                  1
#define TSI GENCS ESOR(x)
(((uint32 t)(((uint32 t)(x))<<TSI GENCS ESOR SHIFT))&TSI GENCS ESOR MASK)
#define TSI GENCS OUTRGF MASK
                                                  0x80000000u
#define TSI GENCS OUTRGF SHIFT
                                                  31
#define TSI_GENCS_OUTRGF WIDTH
#define TSI_GENCS_OUTRGF(x)
(((uint32 t)(((uint32 t)(x)) << TSI GENCS OUTRGF SHIFT)) & TSI GENCS OUTRGF M
ASK)
/* DATA Bit Fields */
#define TSI DATA TSICNT MASK
                                                  0xFFFFu
#define TSI_DATA_TSICNT_SHIFT
                                                  0
#define TSI DATA TSICNT WIDTH
                                                  16
#define TSI DATA TSICNT(x)
(((uint32 t)(((uint32 t)(x))<<TSI DATA TSICNT SHIFT))&TSI DATA TSICNT MAS
K)
#define TSI DATA SWTS MASK
                                                  0x400000u
#define TSI DATA SWTS SHIFT
                                                  22
#define TSI DATA SWTS WIDTH
#define TSI DATA SWTS(x)
(((uint32 t)(((uint32 t)(x))<<TSI DATA SWTS SHIFT))&TSI DATA SWTS MASK)
```

```
#define TSI DATA DMAEN MASK
                                              0x800000u
#define TSI DATA DMAEN SHIFT
                                               23
#define TSI_DATA_DMAEN_WIDTH
                                               1
#define TSI_DATA_DMAEN(x)
(((uint32 t)(((uint32 t)(x))<<TSI DATA DMAEN SHIFT))&TSI DATA DMAEN MASK)
#define TSI DATA TSICH MASK
                                              0xF0000000u
#define TSI DATA TSICH SHIFT
                                               28
#define TSI DATA TSICH WIDTH
#define TSI DATA TSICH(x)
(((uint32 t)(((uint32 t)(x))<<TSI DATA TSICH SHIFT))&TSI_DATA_TSICH_MASK)
/* TSHD Bit Fields */
#define TSI_TSHD_THRESL_MASK
#define TSI_TSHD_THRESL_SHIFT
                                               0xFFFFu
                                               \cap
#define TSI TSHD THRESL WIDTH
                                               16
#define TSI TSHD THRESL(x)
(((uint32 t)(((uint32 t)(x)) <<TSI TSHD THRESL SHIFT))&TSI TSHD THRESL MAS
#define TSI TSHD THRESH MASK
                                               0xFFFF0000u
#define TSI TSHD THRESH SHIFT
                                               16
#define TSI_TSHD_THRESH_WIDTH
                                               16
#define TSI TSHD THRESH(x)
(((uint32 t)(((uint32 t)(x)) <<TSI TSHD THRESH SHIFT))&TSI TSHD THRESH MAS
K)
/*!
* @ }
*/ /* end of group TSI Register Masks */
/* TSI - Peripheral instance base addresses */
/** Peripheral TSIO base address */
#define TSI0 BASE
                                               (0x40045000u)
/** Peripheral TSIO base pointer */
#define TSI0
                                               ((TSI Type *)TSI0 BASE)
#define TSIO BASE PTR
                                               (TSIO)
/** Array initializer of TSI peripheral base addresses */
#define TSI BASE ADDRS
/** Array initializer of TSI peripheral base pointers */
#define TSI BASE PTRS
/* -----
  -- TSI - Register accessor macros
  ______
---- */
/*!
* @addtogroup TSI Register Accessor Macros TSI - Register accessor
macros
* @ {
 * /
/* TSI - Register instance definitions */
/* TSIO */
#define TSI0 GENCS
                                               TSI GENCS REG(TSI0)
#define TSI0 DATA
                                               TSI DATA REG(TSI0)
#define TSI0 TSHD
                                               TSI TSHD REG(TSI0)
/*!
```

```
* @ }
 */ /* end of group TSI Register Accessor Macros */
/*!
* @ }
*/ /* end of group TSI Peripheral_Access_Layer */
/* -----
  -- UART Peripheral Access Layer
---- */
/*!
 * @addtogroup UART_Peripheral_Access_Layer UART Peripheral Access Layer
 * @ {
*/
/** UART - Register Layout Typedef */
typedef struct {
                                               /**< UART Baud Rate
 IO uint8 t BDH;
Register: High, offset: 0x0 */
 IO uint8 t BDL;
                                               /**< UART Baud Rate
Register: Low, offset: 0x1 */
__IO uint8_t C1;
                                               /**< UART Control
Register 1, offset: 0x2 */
 IO uint8 t C2;
                                               /**< UART Control
Register 2, offset: 0x3 */
                                               /**< UART Status
 I uint8 t S1;
Register 1, offset: 0x4 */
 IO uint8 t S2;
                                               /**< UART Status
Register 2, offset: 0x5 */
                                               /**< UART Control
 IO uint8 t C3;
Register 3, offset: 0x6 */
 __IO uint8_t D;
                                               /**< UART Data
Register, of \overline{f} set: 0x7 */
 IO uint8 t C4;
                                               /**< UART Control
Register 4, offset: 0x8 */
} UART Type, *UART MemMapPtr;
/* -----
  -- UART - Register accessor macros
---- */
/*!
* @addtogroup UART Register Accessor Macros UART - Register accessor
macros
* @ {
*/
/* UART - Register accessors */
#define UART BDH REG(base)
                                             ((base) ->BDH)
#define UART BDL REG(base)
                                             ((base)->BDL)
#define UART C1 REG(base)
                                              ((base) ->C1)
#define UART C2 REG(base)
                                              ((base) -> C2)
```

```
#define UART S1 REG(base)
                                                 ((base)->S1)
#define UART S2 REG(base)
                                                 ((base) -> S2)
#define UART_C3_REG(base)
                                                 ((base) ->C3)
#define UART_D_REG(base)
                                                 ((base)->D)
#define UART C4 REG(base)
                                                 ((base) -> C4)
/*!
* @ }
 */ /* end of group UART Register Accessor Macros */
/* -----
  -- UART Register Masks
---- */
/*!
* @addtogroup UART Register Masks UART Register Masks
*/
/* BDH Bit Fields */
#define UART BDH SBR MASK
                                                0x1Fu
#define UART BDH SBR SHIFT
#define UART BDH SBR WIDTH
#define UART BDH SBR(x)
(((uint8 t)(((uint8 t)(x)) << UART BDH SBR SHIFT)) & UART BDH SBR MASK)
#define UART BDH SBNS MASK
#define UART BDH SBNS SHIFT
                                                1
#define UART BDH SBNS WIDTH
#define UART BDH SBNS(x)
(((uint8 t)(((uint8 t)(x)) << UART BDH SBNS SHIFT)) & UART BDH SBNS MASK)
#define UART BDH RXEDGIE MASK
                                                0x40u
#define UART BDH RXEDGIE SHIFT
#define UART BDH RXEDGIE WIDTH
#define UART BDH RXEDGIE(x)
(((uint8 t)(((uint8 t)(x)) << UART BDH RXEDGIE SHIFT)) & UART BDH RXEDGIE MAS
#define UART BDH LBKDIE MASK
                                                0x80u
#define UART BDH LBKDIE SHIFT
                                                7
#define UART BDH LBKDIE WIDTH
#define UART BDH LBKDIE(x)
(((uint8 t)(((uint8 t)(x)) << UART BDH LBKDIE SHIFT)) & UART BDH LBKDIE MASK)
/* BDL Bit Fields */
#define UART_BDL_SBR_MASK
                                                0xFFu
#define UART BDL SBR SHIFT
                                                0
#define UART BDL SBR WIDTH
                                                 8
#define UART BDL SBR(x)
(((uint8 t)(((uint8 t)(x))<<UART BDL SBR SHIFT))&UART BDL SBR MASK)
/* C1 Bit Fields */
#define UART C1 PT MASK
                                                0x1u
#define UART_C1_PT_SHIFT
                                                 0
#define UART_C1_PT_WIDTH
#define UART C1 PT(x)
(((uint8 t)(((uint8 t)(x))<<UART C1 PT SHIFT))&UART C1 PT MASK)
                                                0x2u
#define UART C1 PE MASK
#define UART C1 PE SHIFT
                                                1
#define UART C1 PE WIDTH
                                                 1
```

```
#define UART C1 PE(x)
(((uint8 t)(((uint8 t)(x)) << UART C1 PE SHIFT)) & UART C1 PE MASK)
#define UART_C1_ILT_MASK
                                                    0x4u
#define UART_C1_ILT_SHIFT
                                                    2
#define UART_C1_ILT_WIDTH
                                                    1
#define UART C1 ILT(x)
(((uint8 t)(((uint8 t)(x)) << UART C1 ILT SHIFT)) & UART C1 ILT MASK)
#define UART C1 WAKE MASK
                                                    0x8u
#define UART C1 WAKE SHIFT
                                                    3
#define UART C1 WAKE WIDTH
                                                    1
#define UART C1 WAKE(x)
(((uint8 t)(((uint8 t)(x)) << UART C1 WAKE SHIFT)) & UART C1 WAKE MASK)
#define UART_C1 M MASK
                                                    0x10u
                                                    4
#define UART C1 M SHIFT
#define UART C1 M WIDTH
                                                    1
\#define UART C1 M(x)
(((uint8 t)(((uint8 t)(x)) << UART C1 M SHIFT)) & UART C1 M MASK)
#define UART C1 RSRC MASK
                                                    0x20u
#define UART C1 RSRC SHIFT
                                                    5
#define UART C1 RSRC WIDTH
                                                    1
#define UART C1 RSRC(x)
(((uint8 t)(((uint8 t)(x)) << UART C1 RSRC SHIFT)) & UART C1 RSRC MASK)
#define UART C1 UARTSWAI MASK
                                                    0x40u
#define UART C1 UARTSWAI SHIFT
                                                    6
#define UART C1 UARTSWAI WIDTH
                                                    1
#define UART C1 UARTSWAI(x)
(((uint8 t)(((uint8 t)(x)) << UART C1 UARTSWAI SHIFT)) & UART C1 UARTSWAI MAS
K)
#define UART C1 LOOPS MASK
                                                    0x80u
#define UART C1 LOOPS SHIFT
                                                    7
                                                    1
#define UART C1 LOOPS WIDTH
#define UART C1 LOOPS(x)
(((uint8 t)(((uint8 t)(x)) << UART C1 LOOPS SHIFT)) & UART C1 LOOPS MASK)
/* C2 Bit Fields */
#define UART C2 SBK MASK
                                                    0x1u
#define UART C2 SBK SHIFT
                                                    0
#define UART_C2_SBK_WIDTH
                                                    1
#define UART_C2_SBK(x)
(((uint8 t)(((uint8 t)(x)) << UART C2 SBK SHIFT)) &UART C2 SBK MASK)
#define UART C2 RWU MASK
                                                    0x2u
#define UART C2 RWU SHIFT
                                                    1
#define UART C2 RWU WIDTH
                                                    1
#define UART C2 RWU(x)
(((uint8 t)(((uint8 t)(x)) << UART C2 RWU SHIFT)) & UART C2 RWU MASK)
#define UART C2 RE MASK
                                                    0x4u
#define UART_C2_RE_SHIFT
                                                    2
#define UART C2 RE WIDTH
\#define UART C2 RE(x)
(((uint8 t)(((uint8 t)(x))<<UART C2 RE SHIFT))&UART C2 RE MASK)
#define UART C2 TE MASK
                                                    0x8u
#define UART C2 TE SHIFT
                                                    3
#define UART C2 TE WIDTH
                                                    1
#define UART C2 TE(x)
(((uint8 t)(((uint8 t)(x)) << UART C2 TE SHIFT)) & UART C2 TE MASK)
#define UART C2 ILIE MASK
                                                    0 \times 10 u
#define UART C2 ILIE SHIFT
                                                    4
                                                    1
#define UART C2 ILIE WIDTH
#define UART C2 ILIE(x)
(((uint8 t)(((uint8 t)(x)) << UART C2 ILIE SHIFT)) &UART C2 ILIE MASK)
#define UART C2 RIE MASK
                                                    0x20u
```

```
#define UART C2 RIE SHIFT
                                                   5
#define UART C2 RIE WIDTH
                                                   1
#define UART_C2_RIE(x)
(((uint8 t)(((uint8 t)(x)) << UART C2 RIE SHIFT)) & UART C2 RIE MASK)
#define UART C2 TCIE MASK
                                                   0 \times 4011
#define UART C2 TCIE SHIFT
                                                    6
                                                    1
#define UART C2 TCIE WIDTH
#define UART C2 TCIE(x)
(((uint8 t)(((uint8 t)(x)) << UART C2 TCIE SHIFT)) &UART C2 TCIE MASK)
#define UART C2 TIE MASK
                                                   0x80u
#define UART C2 TIE SHIFT
                                                    7
#define UART_C2_TIE_WIDTH
                                                    1
#define UART C2 TIE(x)
(((uint8 t)(((uint8 t)(x))<<UART C2 TIE SHIFT))&UART C2 TIE MASK)
/* S1 Bit Fields */
#define UART S1 PF MASK
                                                    0x1u
#define UART S1 PF SHIFT
                                                   0
#define UART S1 PF WIDTH
                                                   1
#define UART S1 PF(x)
(((uint8 t)(((uint8 t)(x)) << UART S1 PF SHIFT)) & UART S1 PF MASK)
#define UART S1 FE MASK
                                                   0x2u
                                                   1
#define UART S1 FE SHIFT
                                                   1
#define UART S1 FE WIDTH
\#define UART S1 FE(x)
(((uint8 t)(((uint8 t)(x))<<UART S1 FE SHIFT))&UART S1 FE MASK)
#define UART S1 NF MASK
                                                   0 \times 411
#define UART S1 NF SHIFT
                                                   2
#define UART S1 NF WIDTH
                                                    1
#define UART S1 NF(x)
(((uint8 t)(((uint8 t)(x)) << UART S1 NF SHIFT)) & UART S1 NF MASK)
#define UART S1 OR MASK
                                                   0x8u
#define UART S1 OR SHIFT
                                                    3
#define UART S1 OR WIDTH
                                                   1
#define UART_S1_OR(x)
(((uint8 t)(((uint8 t)(x))<<UART S1 OR SHIFT))&UART S1 OR MASK)
#define UART S1 IDLE MASK
                                                   0x10u
#define UART_S1_IDLE_SHIFT
                                                    4
#define UART_S1_IDLE_WIDTH
                                                   1
#define UART_S1_IDLE(x)
(((uint8 t)(((uint8 t)(x)) << UART S1 IDLE SHIFT)) & UART S1 IDLE MASK)
#define UART S1 RDRF MASK
                                                   0x20u
#define UART S1 RDRF SHIFT
                                                    5
#define UART S1 RDRF WIDTH
                                                    1
#define UART S1 RDRF(x)
(((uint8 t)(((uint8 t)(x))<<UART S1 RDRF SHIFT))&UART S1 RDRF MASK)
#define UART_S1_TC_MASK
                                                   0x40u
                                                    6
#define UART_S1_TC_SHIFT
                                                   1
#define UART S1 TC WIDTH
\#define UART S1 TC(x)
(((uint8 t)(((uint8 t)(x)) << UART S1 TC SHIFT)) & UART S1 TC MASK)
#define UART S1 TDRE MASK
                                                   0x80u
#define UART S1 TDRE SHIFT
                                                   7
#define UART_S1_TDRE_WIDTH
                                                   1
#define UART_S1_TDRE(x)
(((uint8 t)(((uint8 t)(x)) << UART S1 TDRE SHIFT)) & UART S1 TDRE MASK)
/* S2 Bit Fields */
#define UART S2 RAF MASK
                                                   0x1u
#define UART S2 RAF SHIFT
                                                   0
#define UART S2_RAF_WIDTH
                                                   1
```

```
#define UART S2 RAF(x)
(((uint8 t)(((uint8 t)(x)) << UART S2 RAF SHIFT)) &UART S2 RAF MASK)
#define UART_S2_LBKDE_MASK
#define UART_S2_LBKDE_SHIFT
                                                   1
#define UART S2 LBKDE WIDTH
                                                   1
#define UART S2 LBKDE(x)
(((uint8 t)(((uint8 t)(x)) << UART S2 LBKDE SHIFT)) &UART S2 LBKDE MASK)
#define UART S2 BRK13 MASK
                                                   0x4u
#define UART S2 BRK13 SHIFT
                                                   2
#define UART S2 BRK13 WIDTH
                                                   1
#define UART S2 BRK13(x)
(((uint8 t)(((uint8 t)(x)) << UART S2 BRK13 SHIFT)) & UART S2 BRK13 MASK)
#define UART S2 RWUID MASK
                                                   0x8u
                                                   3
#define UART S2 RWUID SHIFT
#define UART S2 RWUID WIDTH
#define UART S2 RWUID(x)
(((uint8_t)(((uint8_t)(x))<<UART_S2_RWUID_SHIFT))&UART_S2_RWUID_MASK)</pre>
#define UART S2 RXINV MASK
                                                   0x10u
#define UART S2 RXINV SHIFT
                                                   4
#define UART S2 RXINV WIDTH
                                                   1
#define UART S2 RXINV(x)
(((uint8 t)(((uint8 t)(x)) << UART S2 RXINV SHIFT))&UART S2 RXINV MASK)
#define UART S2 RXEDGIF MASK
                                                   0x40u
#define UART S2 RXEDGIF SHIFT
                                                   6
#define UART S2 RXEDGIF WIDTH
                                                   1
#define UART S2 RXEDGIF(x)
(((uint8 t)(((uint8 t)(x)) << UART S2 RXEDGIF SHIFT)) & UART S2 RXEDGIF MASK)
#define UART S2 LBKDIF MASK
                                                   0x80u
#define UART S2 LBKDIF SHIFT
                                                   7
#define UART S2 LBKDIF WIDTH
                                                   1
#define UART S2 LBKDIF(x)
(((uint8 t)(((uint8 t)(x)) << UART S2 LBKDIF SHIFT)) & UART S2 LBKDIF MASK)
/* C3 Bit Fields */
#define UART C3 PEIE MASK
                                                   0x1u
#define UART C3 PEIE SHIFT
                                                   \cap
#define UART C3 PEIE WIDTH
                                                   1
#define UART C3 PEIE(x)
(((uint8_t)(((uint8_t)(x))<<UART_C3_PEIE_SHIFT))&UART_C3_PEIE_MASK)
#define UART C3 FEIE MASK
                                                   0x2u
#define UART C3 FEIE SHIFT
                                                   1
#define UART C3 FEIE WIDTH
                                                   1
#define UART C3 FEIE(x)
(((uint8 t)(((uint8 t)(x)) << UART C3 FEIE SHIFT))&UART C3 FEIE MASK)
#define UART C3 NEIE MASK
                                                   0x4u
#define UART_C3_NEIE_SHIFT
                                                   2
#define UART_C3_NEIE_WIDTH
                                                   1
#define UART_C3_NEIE(x)
(((uint8 t)(((uint8 t)(x))<<UART C3 NEIE SHIFT))&UART C3 NEIE MASK)
#define UART C3 ORIE MASK
                                                   0x8u
#define UART C3 ORIE SHIFT
                                                   3
#define UART C3 ORIE WIDTH
#define UART C3 ORIE(x)
(((uint8 t)(((uint8 t)(x)) << UART C3 ORIE SHIFT)) & UART C3 ORIE MASK)
#define UART_C3_TXINV_MASK
                                                   0x10u
#define UART_C3_TXINV_SHIFT
                                                   4
#define UART C3 TXINV WIDTH
                                                   1
#define UART C3 TXINV(x)
(((uint8 t)(((uint8 t)(x)) << UART C3 TXINV SHIFT))&UART C3 TXINV MASK)
#define UART C3 TXDIR MASK
                                                   0x20u
#define UART C3 TXDIR SHIFT
                                                   5
```

```
#define UART C3 TXDIR WIDTH
                                                   1
#define UART C3 TXDIR(x)
(((uint8 t)(((uint8 t)(x)) << UART C3 TXDIR SHIFT)) & UART C3 TXDIR MASK)
#define UART_C3_T8_MASK
                                                   0x40u
#define UART C3 T8 SHIFT
                                                   6
#define UART C3 T8 WIDTH
                                                   1
\#define UART C3 T8(x)
(((uint8 t)(((uint8 t)(x))<<UART C3 T8 SHIFT))&UART C3 T8 MASK)
#define UART C3 R8 MASK
                                                   0 \times 80 u
#define UART C3 R8 SHIFT
                                                   7
#define UART C3 R8 WIDTH
                                                   1
\#define UART C3 R8(x)
(((uint8 t)(((uint8 t)(x)) << UART C3 R8 SHIFT)) & UART C3 R8 MASK)
/* D Bit Fields */
#define UART D ROTO MASK
                                                   0x1u
#define UART D ROTO SHIFT
                                                   0
#define UART D ROTO_WIDTH
                                                   1
#define UART D ROTO(x)
(((uint8 t)(((uint8 t)(x)) << UART D ROTO SHIFT)) & UART D ROTO MASK)
#define UART D R1T1 MASK
                                                   0x2u
#define UART D R1T1 SHIFT
                                                   1
#define UART D R1T1 WIDTH
                                                   1
#define UART D R1T1(x)
(((uint8 t)(((uint8 t)(x)) << UART D R1T1 SHIFT)) & UART D R1T1 MASK)
#define UART D R2T2 MASK
                                                   0x4u
#define UART D R2T2 SHIFT
                                                   2
#define UART D R2T2 WIDTH
                                                   1
#define UART D R2T2(x)
(((uint8 t)(((uint8 t)(x))<<UART D R2T2 SHIFT))&UART D R2T2 MASK)
#define UART D R3T3 MASK
                                                   0x8u
                                                   3
#define UART D R3T3 SHIFT
#define UART D R3T3 WIDTH
#define UART D R3T3(x)
(((uint8 t)((uint8 t)(x)) < UART D R3T3 SHIFT)) \& UART D R3T3 MASK)
#define UART D R4T4 MASK
                                                   0x10u
#define UART D R4T4 SHIFT
                                                   4
#define UART D R4T4 WIDTH
                                                   1
#define UART_D_R4T4(x)
(((uint8 t)(((uint8 t)(x)) << UART D R4T4 SHIFT)) & UART D R4T4 MASK)
                                                   0x20u
#define UART D R5T5 MASK
#define UART D R5T5 SHIFT
                                                   5
#define UART D R5T5 WIDTH
                                                   1
#define UART D R5T5(x)
(((uint8_t)(((uint8_t)(x)) << UART_D_R5T5_SHIFT)) &UART_D_R5T5_MASK)
#define UART D R6T6 MASK
                                                   0x40u
#define UART_D_R6T6_SHIFT
                                                   6
#define UART D R6T6 WIDTH
                                                   1
\#define UART D R6T6(x)
(((uint8 t)(((uint8 t)(x)) << UART D R6T6 SHIFT)) & UART D R6T6 MASK)
#define UART D R7T7 MASK
                                                   0x80u
#define UART D R7T7 SHIFT
                                                   7
#define UART D R7T7 WIDTH
                                                   1
#define UART D R7T7(x)
(((uint8 t)(((uint8 t)(x)) << UART D R7T7 SHIFT)) & UART D R7T7 MASK)
/* C4 Bit Fields */
#define UART C4 RDMAS MASK
                                                   0×2011
#define UART C4 RDMAS SHIFT
                                                   5
#define UART C4 RDMAS WIDTH
                                                   1
#define UART C4 RDMAS(x)
(((uint8 t)(((uint8 t)(x))<<UART C4 RDMAS SHIFT))&UART C4 RDMAS MASK)
```

```
#define UART C4 TDMAS MASK
                                                 0x80u
#define UART C4 TDMAS SHIFT
#define UART_C4_TDMAS_WIDTH
#define UART_C4_TDMAS(x)
                                                 1
(((uint8 t)(((uint8 t)(x)) << UART C4 TDMAS SHIFT))&UART C4 TDMAS MASK)
/*!
* @ }
 */ /* end of group UART Register Masks */
/* UART - Peripheral instance base addresses */
/** Peripheral UART1 base address */
#define UART1 BASE
                                                 (0x4006B000u)
/** Peripheral UART1 base pointer */
#define UART1
                                                 ((UART Type
*)UART1 BASE)
#define UART1 BASE PTR
                                                 (UART1)
/** Peripheral UART2 base address */
#define UART2 BASE
                                                 (0x4006C000u)
/** Peripheral UART2 base pointer */
#define UART2
                                                 ((UART Type
*)UART2 BASE)
#define UART2 BASE PTR
                                                 (UART2)
/** Array initializer of UART peripheral base addresses */
#define UART BASE ADDRS
                                                 { UART1 BASE, UART2 BASE
/** Array initializer of UART peripheral base pointers */
#define UART BASE PTRS
                                                 { UART1, UART2 }
/* -----
  -- UART - Register accessor macros
---- */
/*!
* @addtogroup UART Register Accessor Macros UART - Register accessor
macros
* @{
*/
/* UART - Register instance definitions */
/* UART1 */
#define UART1 BDH
                                                 UART BDH REG(UART1)
#define UART1 BDL
                                                 UART BDL REG(UART1)
#define UART1 C1
                                                 UART C1 REG(UART1)
#define UART1 C2
                                                 UART C2 REG(UART1)
#define UART1 S1
                                                 UART S1 REG(UART1)
                                                 UART S2 REG(UART1)
#define UART1 S2
                                                 UART C3 REG(UART1)
#define UART1 C3
                                                 UART D REG (UART1)
#define UART1 D
#define UART1 C4
                                                 UART C4 REG(UART1)
/* UART2 */
#define UART2 BDH
                                                 UART BDH REG(UART2)
#define UART2 BDL
                                                 UART BDL REG(UART2)
#define UART2 C1
                                                 UART C1 REG(UART2)
                                                 UART C2 REG(UART2)
#define UART2 C2
                                                 UART S1 REG(UART2)
#define UART2 S1
```

```
#define UART2 S2
                                           UART S2 REG(UART2)
                                           UART C3 REG(UART2)
#define UART2 C3
#define UART2 D
                                           UART_D_REG(UART2)
                                           UART C4 REG(UART2)
#define UART2 C4
/*!
* @ }
*/ /* end of group UART Register Accessor Macros */
/*!
* @ }
 ^{\star}/ /* end of group UART Peripheral Access Layer ^{\star}/
/* -----
  -- UARTO Peripheral Access Layer
  ______
---- */
/*!
* @addtogroup UARTO Peripheral Access Layer UARTO Peripheral Access
Layer
 * @ {
*/
/** UARTO - Register Layout Typedef */
typedef struct {
  IO uint8 t BDH;
                                             /**< UART Baud Rate
Register High, offset: 0x0 */
 IO uint8 t BDL;
                                             /**< UART Baud Rate
Register Low, offset: 0x1 */
                                             /**< UART Control
 IO uint8 t C1;
Register 1, offset: 0x2 */
 IO uint8 t C2;
                                             /**< UART Control
Register 2, offset: 0x3 */
                                             /**< UART Status
  __IO uint8_t S1;
Register 1, offset: 0x4 */
 IO uint8 t S2;
                                             /**< UART Status
Register 2, offset: 0x5 */
 IO uint8 t C3;
                                             /**< UART Control
Register 3, offset: 0x6 */
  IO uint8 t D;
                                             /**< UART Data
Register, offset: 0x7 */
   _IO uint8_t MA1;
                                             /**< UART Match
Address Registers 1, offset: 0x8 */
                                             /**< UART Match
  IO uint8 t MA2;
Address Registers 2, offset: 0x9 */
  IO uint8 t C4;
                                             /**< UART Control
Register 4, offset: 0xA */
  IO uint8 t C5;
                                             /**< UART Control
Register 5, offset: 0xB */
} UARTO Type, *UARTO MemMapPtr;
/* -----
_____
  -- UARTO - Register accessor macros
---- */
```

```
* @addtogroup UARTO Register Accessor Macros UARTO - Register accessor
macros
* @ {
*/
/* UARTO - Register accessors */
#define UARTO BDH REG(base)
                                                  ((base)->BDH)
#define UARTO BDL REG(base)
                                                  ((base)->BDL)
#define UARTO_C1_REG(base)
                                                  ((base)->C1)
#define UARTO C2 REG(base)
                                                  ((base)->C2)
#define UARTO S1 REG(base)
                                                  ((base) -> S1)
#define UARTO S2 REG(base)
                                                  ((base)->S2)
#define UARTO C3 REG(base)
                                                  ((base)->C3)
#define UARTO D REG(base)
                                                  ((base)->D)
#define UARTO MA1 REG(base)
                                                  ((base) ->MA1)
#define UARTO MA2 REG(base)
                                                  ((base) ->MA2)
#define UARTO C4 REG(base)
                                                  ((base)->C4)
#define UARTO C5 REG(base)
                                                  ((base) -> C5)
/*!
* @ }
 */ /* end of group UARTO Register Accessor Macros */
   -- UARTO Register Masks
---- */
* @addtogroup UARTO Register Masks UARTO Register Masks
 * @ {
 * /
/* BDH Bit Fields */
#define UARTO BDH SBR MASK
                                                  0x1Fu
#define UARTO BDH SBR SHIFT
#define UARTO BDH SBR WIDTH
#define UARTO BDH SBR(x)
(((uint8 t)(((uint8 t)(x))<<UARTO BDH SBR SHIFT))&UARTO BDH SBR MASK)
#define UARTO_BDH_SBNS_MASK
                                                  0x20u
#define UARTO_BDH_SBNS_SHIFT
#define UARTO BDH SBNS WIDTH
#define UARTO BDH SBNS(x)
(((uint8 t)(((uint8 t)(x))<<UARTO BDH SBNS SHIFT))&UARTO BDH SBNS MASK)
#define UARTO BDH RXEDGIE MASK
                                                 0x40u
#define UARTO BDH RXEDGIE SHIFT
                                                  6
#define UARTO BDH RXEDGIE WIDTH
                                                  1
#define UARTO BDH RXEDGIE(x)
(((uint8 t)(((uint8 t)(x)) << UARTO BDH RXEDGIE SHIFT)) & UARTO BDH RXEDGIE M
ASK)
#define UARTO BDH LBKDIE MASK
                                                  0x80u
#define UARTO BDH LBKDIE SHIFT
                                                  7
#define UARTO BDH LBKDIE WIDTH
```

```
#define UARTO BDH LBKDIE(x)
(((uint8 t)(((uint8 t)(x)) << UARTO BDH LBKDIE SHIFT)) & UARTO BDH LBKDIE MAS
/* BDL Bit Fields */
#define UARTO BDL SBR MASK
                                                   0×FF11
#define UARTO BDL SBR SHIFT
                                                   0
#define UARTO BDL SBR WIDTH
                                                   8
#define UARTO BDL SBR(x)
(((uint8 t)(((uint8 t)(x)) << UARTO BDL SBR SHIFT)) & UARTO BDL SBR MASK)
/* C1 Bit Fields */
#define UARTO C1 PT MASK
                                                   0x1u
#define UARTO_C1_PT_SHIFT
                                                   0
#define UARTO C1 PT WIDTH
                                                   1
#define UARTO C1 PT(x)
(((uint8 t)(((uint8 t)(x)) << UARTO C1 PT SHIFT)) & UARTO C1 PT MASK)
#define UARTO C1 PE MASK
                                                   0x2u
#define UARTO C1 PE SHIFT
                                                   1
#define UARTO C1 PE WIDTH
                                                   1
#define UARTO C1 PE(x)
(((uint8 t)(((uint8 t)(x))<<UARTO C1 PE SHIFT))&UARTO C1 PE MASK)
#define UARTO C1 ILT MASK
                                                   0x4u
#define UARTO C1 ILT SHIFT
                                                   2
#define UARTO C1 ILT WIDTH
                                                   1
#define UARTO C1 ILT(x)
(((uint8 t)(((uint8 t)(x)) << UARTO C1 ILT SHIFT)) &UARTO_C1_ILT_MASK)
#define UARTO C1 WAKE MASK
                                                   0 \times 811
#define UARTO C1 WAKE SHIFT
                                                   3
#define UARTO C1 WAKE WIDTH
                                                   1
#define UARTO C1 WAKE(x)
(((uint8 t)(((uint8 t)(x)) << UARTO C1 WAKE SHIFT)) & UARTO C1 WAKE MASK)
#define UARTO C1 M MASK
                                                   0x10u
#define UARTO C1 M SHIFT
                                                   4
#define UARTO C1 M WIDTH
                                                   1
#define UARTO C1 M(x)
(((uint8 t)(((uint8 t)(x))<<UARTO C1 M SHIFT))&UARTO C1 M MASK)
#define UARTO C1 RSRC MASK
                                                   0x20u
#define UARTO_C1_RSRC_SHIFT
                                                   5
#define UARTO_C1_RSRC_WIDTH
                                                   1
#define UARTO C1 RSRC(x)
(((uint8_t)(((uint8_t)(x)) << UARTO_C1_RSRC_SHIFT)) &UARTO_C1_RSRC_MASK)
#define UARTO C1 DOZEEN MASK
                                                   0x40u
#define UARTO C1 DOZEEN SHIFT
                                                   6
#define UARTO C1 DOZEEN WIDTH
                                                   1
#define UARTO C1 DOZEEN(x)
(((uint8 t)(((uint8 t)(x))<<UARTO C1 DOZEEN SHIFT))&UARTO_C1_DOZEEN_MASK)
#define UARTO_C1_LOOPS_MASK
                                                   0x80u
#define UARTO_C1_LOOPS_SHIFT
                                                   7
                                                   1
#define UARTO C1 LOOPS WIDTH
#define UARTO C1 LOOPS(x)
(((uint8 t)(((uint8 t)(x))<<UARTO C1 LOOPS SHIFT))&UARTO C1 LOOPS MASK)
/* C2 Bit Fields */
#define UARTO C2 SBK MASK
                                                   0x1u
#define UARTO_C2_SBK_SHIFT
                                                   0
#define UARTO_C2_SBK_WIDTH
                                                   1
#define UARTO C2 SBK(x)
(((uint8 t)(((uint8 t)(x))<<UARTO C2 SBK SHIFT))&UARTO C2 SBK MASK)
                                                   0x2u
#define UARTO C2 RWU MASK
#define UARTO C2 RWU SHIFT
                                                   1
#define UARTO C2 RWU WIDTH
                                                   1
```

```
#define UARTO C2 RWU(x)
(((uint8 t)(((uint8 t)(x))<<UARTO C2 RWU SHIFT))&UARTO C2 RWU MASK)
#define UARTO C2 RE MASK
                                                   0 \times 4 u
#define UARTO_C2_RE_SHIFT
                                                   2
#define UARTO C2 RE WIDTH
                                                   1
#define UARTO C2 RE(x)
(((uint8 t)(((uint8 t)(x)) << UARTO C2 RE SHIFT)) & UARTO C2 RE MASK)
#define UARTO C2 TE MASK
                                                   0x8u
#define UARTO C2 TE SHIFT
                                                   3
#define UARTO C2 TE WIDTH
                                                   1
#define UARTO C2 TE(x)
(((uint8 t)(((uint8 t)(x)) << UARTO C2 TE SHIFT)) & UARTO C2 TE MASK)
#define UARTO C2 ILIE MASK
                                                   0x10u
#define UARTO_C2_ILIE_SHIFT
                                                   4
#define UARTO C2 ILIE WIDTH
                                                   1
#define UARTO C2 ILIE(x)
(((uint8_t)(((uint8_t)(x)) << UARTO_C2_ILIE_SHIFT))&UARTO_C2_ILIE_MASK)
#define UARTO C2 RIE MASK
                                                   0x20u
#define UARTO C2 RIE SHIFT
                                                   5
#define UARTO C2 RIE WIDTH
                                                   1
#define UARTO C2 RIE(x)
(((uint8 t)(((uint8 t)(x))<<UARTO C2 RIE SHIFT))&UARTO C2 RIE MASK)
#define UARTO C2 TCIE MASK
                                                   0x40u
#define UARTO C2 TCIE SHIFT
                                                   6
#define UARTO C2 TCIE WIDTH
                                                   1
#define UARTO C2 TCIE(x)
(((uint8 t)(((uint8 t)(x)) << UARTO C2 TCIE SHIFT)) & UARTO C2 TCIE MASK)
#define UARTO C2 TIE MASK
                                                   0x80u
#define UARTO C2 TIE SHIFT
                                                   7
#define UARTO C2 TIE WIDTH
#define UARTO C2 TIE(x)
(((uint8 t)(((uint8 t)(x)) << UARTO C2 TIE SHIFT)) & UARTO C2 TIE MASK)
/* S1 Bit Fields */
#define UARTO S1 PF MASK
                                                   0x1u
#define UARTO S1 PF SHIFT
                                                   \cap
#define UARTO S1 PF WIDTH
                                                   1
#define UARTO S1 PF(x)
(((uint8_t)(((uint8_t)(x))<<UARTO_S1_PF_SHIFT))&UARTO_S1_PF_MASK)
#define UARTO S1 FE MASK
                                                   0x2u
#define UARTO S1 FE SHIFT
                                                   1
#define UARTO S1 FE WIDTH
                                                   1
#define UARTO S1 FE(x)
(((uint8 t)(((uint8 t)(x))<<UARTO S1 FE SHIFT))&UARTO S1 FE MASK)
#define UARTO S1 NF MASK
                                                   0x4u
#define UARTO_S1_NF_SHIFT
                                                   2
#define UARTO_S1_NF_WIDTH
                                                   1
\#define UARTO S1 NF(x)
(((uint8 t)(((uint8 t)(x)) << UARTO S1 NF SHIFT)) & UARTO S1 NF MASK)
#define UARTO S1 OR MASK
                                                   0x8u
#define UARTO S1 OR SHIFT
                                                   3
#define UARTO S1 OR WIDTH
#define UARTO S1 OR(x)
(((uint8 t)(((uint8 t)(x))<<UARTO S1 OR SHIFT))&UARTO S1 OR MASK)
#define UARTO_S1_IDLE_MASK
                                                   0x10u
#define UARTO_S1_IDLE_SHIFT
                                                   4
#define UARTO S1 IDLE WIDTH
                                                   1
#define UARTO S1 IDLE(x)
(((uint8 t)(((uint8 t)(x)) << UARTO S1 IDLE SHIFT)) & UARTO S1 IDLE MASK)
#define UARTO S1 RDRF MASK
                                                   0x20u
#define UARTO S1 RDRF SHIFT
                                                   5
```

```
#define UARTO S1 RDRF WIDTH
                                                   1
#define UARTO S1 RDRF(x)
(((uint8 t)(((uint8 t)(x)) << UARTO S1 RDRF SHIFT)) & UARTO S1 RDRF MASK)
#define UARTO_S1_TC_MASK
                                                   0x40u
#define UARTO_S1_TC_SHIFT
                                                   6
#define UARTO S1 TC WIDTH
                                                   1
\#define UARTO S1 TC(x)
(((uint8 t)(((uint8 t)(x)) << UARTO S1 TC SHIFT)) & UARTO S1 TC MASK)
#define UARTO S1 TDRE MASK
                                                   0x8011
#define UARTO S1 TDRE SHIFT
                                                   7
#define UARTO S1 TDRE WIDTH
                                                   1
#define UARTO S1 TDRE(x)
(((uint8 t)(((uint8 t)(x)) << UARTO S1 TDRE SHIFT)) & UARTO S1 TDRE MASK)
/* S2 Bit Fields */
#define UARTO S2 RAF MASK
                                                   0x1u
#define UARTO S2 RAF SHIFT
                                                   0
#define UARTO S2 RAF WIDTH
#define UARTO S2 RAF(x)
(((uint8 t)(((uint8 t)(x)) << UARTO S2 RAF SHIFT)) & UARTO S2 RAF MASK)
#define UARTO S2 LBKDE MASK
                                                   0x2u
#define UARTO_S2_LBKDE_SHIFT
                                                   1
#define UARTO_S2_LBKDE_WIDTH
                                                   1
#define UARTO S2 LBKDE(x)
(((uint8 t)(((uint8 t)(x)) << UARTO S2 LBKDE SHIFT)) & UARTO S2 LBKDE MASK)
#define UARTO S2 BRK13 MASK
                                                   0x4u
#define UARTO S2 BRK13 SHIFT
                                                   2
#define UARTO S2 BRK13 WIDTH
                                                   1
#define UARTO S2 BRK13(x)
(((uint8 t)(((uint8 t)(x))<<UARTO S2 BRK13 SHIFT))&UARTO S2 BRK13 MASK)
#define UARTO S2 RWUID MASK
                                                   0x8u
                                                   3
#define UARTO S2 RWUID SHIFT
#define UARTO S2 RWUID WIDTH
#define UARTO S2 RWUID(x)
(((uint8 t)(((uint8 t)(x))<<UARTO S2 RWUID SHIFT))&UARTO S2 RWUID MASK)
#define UARTO S2 RXINV MASK
                                                   0x10u
#define UARTO S2 RXINV SHIFT
                                                   4
#define UART0_S2_RXINV_WIDTH
                                                   1
#define UARTO_S2_RXINV(x)
(((uint8 t)(((uint8 t)(x)) << UARTO S2 RXINV SHIFT)) & UARTO S2 RXINV MASK)
#define UARTO S2 MSBF MASK
                                                   0x20u
#define UARTO S2 MSBF SHIFT
                                                   5
#define UARTO S2 MSBF WIDTH
                                                   1
#define UARTO S2 MSBF(x)
(((uint8 t)(((uint8 t)(x)) << UARTO S2 MSBF SHIFT)) & UARTO S2 MSBF MASK)
#define UARTO_S2_RXEDGIF_MASK
                                                   0x40u
#define UART0_S2_RXEDGIF_SHIFT
                                                   6
#define UARTO S2 RXEDGIF WIDTH
#define UARTO S2 RXEDGIF(x)
(((uint8 t)(((uint8 t)(x)) << UARTO S2 RXEDGIF SHIFT)) &UARTO S2 RXEDGIF MAS
#define UARTO S2 LBKDIF MASK
                                                   0 \times 8011
#define UARTO S2 LBKDIF SHIFT
                                                   7
#define UART0_S2_LBKDIF_WIDTH
                                                   1
#define UARTO_S2_LBKDIF(x)
(((uint8 t)(((uint8 t)(x)) << UARTO S2 LBKDIF SHIFT)) &UARTO S2 LBKDIF MASK)
/* C3 Bit Fields */
#define UARTO C3 PEIE MASK
                                                   0x1u
#define UARTO C3 PEIE SHIFT
                                                   0
#define UARTO C3 PEIE WIDTH
                                                   1
```

```
#define UARTO C3 PEIE(x)
(((uint8\_t)(((uint8\_t)(x)) << UART0\_C3\_PEIE\_SHIFT)) & UART0\_C3\_PEIE\_MASK)
#define UARTO C3 FEIE MASK
                                                   0x2u
#define UARTO_C3_FEIE_SHIFT
                                                   1
#define UARTO C3 FEIE WIDTH
                                                   1
#define UARTO C3 FEIE(x)
(((uint8 t)(((uint8 t)(x)) << UARTO C3 FEIE SHIFT)) & UARTO C3 FEIE MASK)
#define UARTO C3 NEIE MASK
                                                   0x4u
#define UARTO C3 NEIE SHIFT
                                                   2
#define UARTO C3 NEIE WIDTH
                                                   1
#define UARTO C3 NEIE(x)
(((uint8 t)(((uint8 t)(x))<<UARTO C3 NEIE SHIFT))&UARTO C3 NEIE MASK)
#define UARTO C3 ORIE MASK
                                                   0x8u
                                                   3
#define UARTO C3 ORIE SHIFT
#define UARTO C3 ORIE WIDTH
                                                   1
#define UARTO C3 ORIE(x)
(((uint8\ t)(((uint8\ t)(x)) << UARTO_C3_ORIE_SHIFT)) \& UARTO_C3_ORIE_MASK)
#define UARTO C3 TXINV MASK
                                                   0x10u
#define UARTO C3 TXINV SHIFT
                                                   4
#define UARTO C3 TXINV WIDTH
                                                   1
#define UARTO C3 TXINV(x)
(((uint8 t)(((uint8 t)(x)) << UARTO C3 TXINV SHIFT)) & UARTO C3 TXINV MASK)
#define UARTO C3 TXDIR MASK
                                                   0x20u
#define UARTO C3 TXDIR SHIFT
                                                   5
#define UARTO C3 TXDIR WIDTH
                                                   1
#define UARTO C3 TXDIR(x)
(((uint8 t)(((uint8 t)(x)) << UARTO C3 TXDIR SHIFT))&UARTO C3 TXDIR MASK)
#define UARTO C3 R9T8 MASK
                                                   0x40u
#define UARTO C3 R9T8 SHIFT
                                                   6
#define UARTO C3 R9T8 WIDTH
#define UARTO C3 R9T8(x)
(((uint8 t)(((uint8 t)(x))<<UARTO C3 R9T8 SHIFT))&UARTO_C3_R9T8_MASK)
#define UARTO C3 R8T9 MASK
                                                   0x80u
#define UARTO C3 R8T9 SHIFT
                                                   7
#define UARTO C3 R8T9 WIDTH
                                                   1
#define UARTO C3 R8T9(x)
(((uint8 t)(((uint8 t)(x))<<UARTO C3 R8T9 SHIFT))&UARTO C3 R8T9 MASK)
/* D Bit Fields */
#define UARTO D ROTO MASK
                                                   0x1u
#define UARTO D ROTO SHIFT
                                                   0
#define UARTO D ROTO WIDTH
                                                   1
#define UARTO D ROTO(x)
(((uint8 t)(((uint8 t)(x)) << UARTO D ROTO SHIFT)) & UARTO D ROTO MASK)
#define UARTO D R1\overline{1} MASK
                                                   0x2u
#define UARTO D R1T1 SHIFT
                                                   1
#define UARTO_D_R1T1_WIDTH
                                                   1
#define UARTO D R1T1(x)
(((uint8 t)(((uint8 t)(x)) << UARTO D R1T1 SHIFT)) & UARTO D R1T1 MASK)
#define UARTO D R2T2 MASK
                                                   0x4u
#define UARTO D R2T2 SHIFT
                                                   2
#define UARTO D R2T2 WIDTH
#define UARTO D R2T2(x)
(((uint8 t)(((uint8 t)(x)) << UARTO D R2T2 SHIFT)) & UARTO D R2T2 MASK)
#define UARTO D R3T3 MASK
                                                   0x8u
#define UARTO D R3T3 SHIFT
                                                   3
#define UARTO D R3T3 WIDTH
                                                   1
#define UARTO D R3T3(x)
(((uint8 t)(((uint8 t)(x)) << UARTO D R3T3 SHIFT)) & UARTO D R3T3 MASK)
#define UARTO D R4T4 MASK
                                                   0x10u
#define UARTO D R4T4 SHIFT
                                                   4
```

```
#define UARTO D R4T4 WIDTH
                                                   1
#define UARTO D R4T4(x)
(((uint8 t)(((uint8 t)(x))<<UARTO D R4T4 SHIFT))&UARTO D R4T4 MASK)
#define UARTO D R5T5 MASK
                                                   0x20u
#define UARTO D R5T5 SHIFT
                                                   5
#define UARTO D R5T5 WIDTH
                                                   1
#define UARTO D R5T5(x)
(((uint8 t)(((uint8 t)(x))<<UARTO D R5T5 SHIFT))&UARTO D R5T5 MASK)
#define UARTO D R6T6 MASK
                                                   0 \times 40 11
#define UARTO D R6T6 SHIFT
                                                   6
#define UARTO D R6T6 WIDTH
                                                   1
#define UARTO D R6T6(x)
(((uint8 t)(((uint8 t)(x))<<UART0 D R6T6 SHIFT))&UART0 D R6T6 MASK)
#define UARTO D R7T7 MASK
                                                   0x80u
#define UARTO D R7T7 SHIFT
                                                   7
#define UARTO D R7T7 WIDTH
                                                   1
#define UARTO D R7T7(x)
(((uint8 t)(((uint8 t)(x))<<UARTO D R7T7 SHIFT))&UARTO D R7T7 MASK)
/* MA1 Bit Fields */
#define UARTO MA1 MA MASK
                                                   0xFFu
#define UARTO MA1 MA SHIFT
                                                   \cap
#define UARTO MA1 MA WIDTH
                                                   8
#define UARTO MA1 MA(x)
(((uint8 t)(((uint8 t)(x))<<UARTO MA1 MA SHIFT))&UARTO MA1 MA MASK)
/* MA2 Bit Fields */
#define UARTO MA2 MA MASK
                                                   0×FF11
#define UARTO MA2 MA SHIFT
                                                   0
#define UARTO MA2 MA WIDTH
                                                   8
#define UARTO MA2 MA(x)
(((uint8 t)(((uint8 t)(x)) << UARTO MA2 MA SHIFT)) & UARTO MA2 MA MASK)
/* C4 Bit Fields */
#define UARTO C4 OSR MASK
                                                   0x1Fu
#define UARTO C4 OSR SHIFT
                                                   \cap
#define UARTO C4 OSR WIDTH
#define UARTO C4 OSR(x)
(((uint8 t)(((uint8 t)(x))<<UARTO C4 OSR SHIFT))&UARTO C4 OSR MASK)
#define UARTO C4 M10 MASK
                                                   0x20u
#define UARTO_C4_M10_SHIFT
                                                   5
#define UARTO C4 M10 WIDTH
                                                   1
#define UARTO C4 M10(x)
(((uint8 t)(((uint8 t)(x))<<UARTO C4 M10 SHIFT))&UARTO C4 M10 MASK)
#define UARTO C4 MAEN2 MASK
                                                   0x40u
#define UARTO C4 MAEN2 SHIFT
                                                   6
#define UARTO C4 MAEN2 WIDTH
                                                   1
#define UARTO C4 MAEN2(x)
(((uint8 t)(((uint8 t)(x)) << UARTO C4 MAEN2 SHIFT)) & UARTO C4 MAEN2 MASK)
#define UARTO C4 MAEN1 MASK
                                                   0x80u
                                                   7
#define UARTO C4 MAEN1 SHIFT
#define UARTO C4 MAEN1 WIDTH
#define UARTO C4 MAEN1(x)
(((uint8 t)(((uint8 t)(x))<<UARTO C4 MAEN1 SHIFT))&UARTO C4 MAEN1 MASK)
/* C5 Bit Fields */
#define UARTO C5 RESYNCDIS MASK
                                                   0x1u
#define UARTO_C5_RESYNCDIS_SHIFT
                                                   0
#define UARTO_C5_RESYNCDIS_WIDTH
                                                   1
#define UARTO C5 RESYNCDIS(x)
(((uint8 t)(((uint8 t)(x)) << UARTO C5 RESYNCDIS SHIFT)) & UARTO C5 RESYNCDIS
#define UARTO C5 BOTHEDGE MASK
                                                   0x2u
#define UARTO C5 BOTHEDGE SHIFT
                                                   1
```

```
#define UARTO C5 BOTHEDGE WIDTH
                                              1
#define UARTO C5 BOTHEDGE(x)
(((uint8 t)(((uint8 t)(x))<<UARTO C5 BOTHEDGE SHIFT))&UARTO C5 BOTHEDGE M
ASK)
#define UARTO C5 RDMAE MASK
                                              0 \times 2.011
#define UARTO C5 RDMAE SHIFT
                                              5
#define UARTO C5 RDMAE WIDTH
                                              1
#define UARTO C5 RDMAE(x)
(((uint8 t)(((uint8 t)(x))<<UARTO C5 RDMAE SHIFT))&UARTO C5 RDMAE MASK)
#define UARTO C5 TDMAE MASK
                                              0x80u
#define UARTO C5 TDMAE SHIFT
#define UARTO_C5_TDMAE_WIDTH
                                              1
#define UARTO C5 TDMAE(x)
(((uint8 t)(((uint8 t)(x)) << UARTO C5 TDMAE SHIFT)) & UARTO C5 TDMAE MASK)
/*!
* @ }
*/ /* end of group UARTO Register Masks */
/* UARTO - Peripheral instance base addresses */
/** Peripheral UARTO base address */
#define UARTO BASE
                                              (0x4006A000u)
/** Peripheral UARTO base pointer */
#define UARTO
                                               ((UARTO Type
*)UARTO BASE)
#define UARTO BASE PTR
                                              (UARTO)
/** Array initializer of UARTO peripheral base addresses */
#define UARTO BASE ADDRS
                                             { UARTO BASE }
/** Array initializer of UARTO peripheral base pointers */
#define UARTO BASE PTRS
                                              { UARTO }
/* -----
  -- UARTO - Register accessor macros
  ______
---- */
/*!
* @addtogroup UARTO Register Accessor Macros UARTO - Register accessor
* @ {
* /
/* UARTO - Register instance definitions */
/* UARTO */
#define UARTO BDH
                                              UARTO BDH REG(UARTO)
#define UARTO BDL
                                              UARTO BDL REG(UARTO)
#define UARTO C1
                                              UARTO C1 REG(UARTO)
#define UART0 C2
                                              UARTO C2 REG(UARTO)
#define UARTO S1
                                              UARTO S1 REG(UARTO)
                                              UARTO S2 REG(UARTO)
#define UARTO S2
#define UARTO C3
                                              UARTO C3 REG(UARTO)
                                              UARTO_D REG(UARTO)
#define UARTO D
#define UARTO MA1
                                              UARTO MA1 REG(UARTO)
                                              UARTO MA2 REG(UARTO)
#define UARTO MA2
#define UARTO C4
                                              UARTO C4 REG(UARTO)
                                              UARTO C5 REG(UARTO)
#define UARTO C5
```

```
/*!
* @}
 */ /* end of group UARTO Register Accessor Macros */
/*!
* @ }
*/ /* end of group UARTO Peripheral Access Layer */
/* -----
_____
  -- USB Peripheral Access Layer
  ______
---- */
/*!
* @addtogroup USB Peripheral Access Layer USB Peripheral Access Layer
* @ {
*/
/** USB - Register Layout Typedef */
typedef struct {
 __I uint8 t PERID;
                                               /**< Peripheral ID
register, offset: 0x0 */
      uint8 t RESERVED 0[3];
  I uint8 t IDCOMP;
                                               /**< Peripheral ID
Complement register, offset: 0x4 */
      uint8_t RESERVED_1[3];
   I uint8_t REV;
                                               /**< Peripheral
Revision register, offset: 0x8 */
     uint8 t RESERVED 2[3];
   I uint8 t ADDINFO;
                                               /**< Peripheral
Additional Info register, offset: 0xC */
      uint8_t RESERVED 3[3];
   IO uint8 t OTGISTAT;
                                               /**< OTG Interrupt
Status register, offset: 0x10 */
      uint8_t RESERVED_4[3];
                                               /**< OTG Interrupt
   _IO uint8_t OTGICR;
Control Register, offset: 0x14 */
      uint8 t RESERVED 5[3];
   IO uint8 t OTGSTAT;
                                               /**< OTG Status
register, offset: 0x18 */
   uint8_t RESERVED_6[3];
IO uint8_t OTGCTL;
                                                /**< OTG Control
register, offset: 0x1C */
      uint8_t RESERVED_7[99];
                                                /**< Interrupt Status</pre>
   IO uint8 t ISTAT;
register, offset: 0x80 */
     uint8_t RESERVED_8[3];
   IO uint8 t INTEN;
                                               /**< Interrupt Enable
register, offset: 0x84 */
     uint8_t RESERVED_9[3];
   _IO uint8_t ERRSTAT;
                                               /**< Error Interrupt
Status register, offset: 0x88 */
     uint8 t RESERVED 10[3];
                                               /**< Error Interrupt
   IO uint8 t ERREN;
Enable register, offset: 0x8C */
      uint8 t RESERVED 11[3];
```

```
/**< Status register,
  __I uint8_t STAT;
offset: 0x90 */
      uint8_t RESERVED_12[3];
   _IO uint8_t CTL;
                                                /**< Control register,
offset: 0x94 */
      uint8 t RESERVED 13[3];
   IO uint8 t ADDR;
                                                /**< Address register,
offset: 0x98 */
      uint8 t RESERVED 14[3];
   IO uint8 t BDTPAGE1;
                                                /**< BDT Page Register
1, offset: 0 \times 9C */
      uint8_t RESERVED_15[3];
   _IO uint8_t FRMNUML;
                                                /**< Frame Number
Register Low, offset: 0xA0 */
      uint8 t RESERVED 16[3];
   _IO uint8_t FRMNUMH;
                                                /**< Frame Number
Register High, offset: 0xA4 */
      uint8 t RESERVED 17[3];
__IO uint8_t TOKEN; offset: 0xA8 */
                                                /**< Token register,
      uint8_t RESERVED_18[3];
   IO uint8 t SOFTHLD;
                                                /**< SOF Threshold
Register, offset: 0xAC */
      uint8 t RESERVED 19[3];
  IO uint8 t BDTPAGE2;
                                                /**< BDT Page Register
2, offset: 0xB0 */
      uint8_t RESERVED_20[3];
   IO uint8_t BDTPAGE3;
                                                /**< BDT Page Register
3, offset: 0xB4 */
      uint8 t RESERVED 21[11];
                                                /* offset: 0xC0, array
 struct {
step: 0x4 */
     IO uint8 t ENDPT;
                                                  /**< Endpoint
Control register, array offset: 0xC0, array step: 0x4 */
       uint8 t RESERVED 0[3];
 } ENDPOINT[16];
  __IO uint8_t USBCTRL;
                                                /**< USB Control
register, offset: 0x100 */
     uint8_t RESERVED_22[3];
   I uint8 t OBSERVE;
                                               /**< USB OTG Observe
register, offset: 0x104 */
      uint8 t RESERVED 23[3];
   IO uint8 t CONTROL;
                                               /**< USB OTG Control
register, offset: 0x108 */
      uint8_t RESERVED_24[3];
   _IO uint8_t USBTRC0;
                                               /**< USB Transceiver
Control Register 0, offset: 0x10C */
      uint8 t RESERVED 25[7];
                                               /**< Frame Adjust
   IO uint8 t USBFRMADJUST;
Register, offset: 0x114 */
} USB Type, *USB MemMapPtr;
/* -----
  -- USB - Register accessor macros
  ______
---- */
/ * !
```

```
* @addtogroup USB Register Accessor Macros USB - Register accessor
macros
 * @ {
 */
/* USB - Register accessors */
#define USB PERID REG(base)
                                                 ((base) ->PERID)
#define USB IDCOMP REG(base)
                                                 ((base) ->IDCOMP)
#define USB REV REG(base)
                                                 ((base) ->REV)
#define USB ADDINFO REG(base)
                                                 ((base) ->ADDINFO)
#define USB_OTGISTAT_REG(base)
                                                 ((base) ->OTGISTAT)
#define USB OTGICR REG(base)
                                                 ((base)->OTGICR)
#define USB OTGSTAT REG(base)
                                                 ((base)->OTGSTAT)
#define USB OTGCTL REG(base)
                                                 ((base)->OTGCTL)
#define USB ISTAT REG(base)
                                                 ((base) ->ISTAT)
#define USB INTEN REG(base)
                                                 ((base)->INTEN)
#define USB ERRSTAT REG(base)
                                                 ((base) ->ERRSTAT)
#define USB ERREN REG(base)
                                                 ((base)->ERREN)
#define USB STAT REG(base)
                                                 ((base)->STAT)
#define USB CTL REG(base)
                                                 ((base)->CTL)
#define USB ADDR REG(base)
                                                 ((base)->ADDR)
#define USB BDTPAGE1 REG(base)
                                                 ((base)->BDTPAGE1)
#define USB FRMNUML REG(base)
                                                 ((base)->FRMNUML)
#define USB FRMNUMH REG(base)
                                                 ((base)->FRMNUMH)
#define USB TOKEN REG(base)
                                                 ((base)->TOKEN)
#define USB SOFTHLD REG(base)
                                                 ((base)->SOFTHLD)
#define USB BDTPAGE2 REG(base)
                                                 ((base) ->BDTPAGE2)
#define USB BDTPAGE3 REG(base)
                                                 ((base)->BDTPAGE3)
#define USB_ENDPT REG(base,index)
                                                 ((base)-
>ENDPOINT[index].ENDPT)
#define USB ENDPT COUNT
                                                 16
#define USB USBCTRL REG(base)
                                                 ((base)->USBCTRL)
#define USB OBSERVE REG(base)
                                                 ((base)->OBSERVE)
#define USB CONTROL REG(base)
                                                 ((base)->CONTROL)
#define USB USBTRC0 REG(base)
                                                 ((base)->USBTRC0)
#define USB USBFRMADJUST REG(base)
                                                 ((base) ->USBFRMADJUST)
/*!
 * @ }
 ^{*}/ /* end of group USB Register Accessor Macros ^{*}/
/* -----
   -- USB Register Masks
---- */
/*!
 * @addtogroup USB Register Masks USB Register Masks
 * @ {
*/
/* PERID Bit Fields */
#define USB PERID ID MASK
                                                0x3Fu
#define USB PERID ID SHIFT
                                                 0
#define USB PERID ID WIDTH
#define USB PERID ID(x)
(((uint8 t)(((uint8 t)(x))<<USB PERID ID SHIFT))&USB PERID ID MASK)
```

```
/* IDCOMP Bit Fields */
#define USB IDCOMP NID MASK
                                                  0x3Fu
#define USB_IDCOMP_NID_SHIFT
#define USB_IDCOMP_NID_WIDTH
#define USB IDCOMP NID(x)
(((uint8 t)(((uint8 t)(x)) << USB IDCOMP NID SHIFT)) & USB IDCOMP NID MASK)
/* REV Bit Fields */
#define USB REV REV MASK
                                                  0xFFu
#define USB REV REV SHIFT
                                                  0
#define USB REV REV WIDTH
                                                  8
#define USB REV REV(x)
(((uint8 t)(((uint8 t)(x)) << USB REV REV SHIFT)) & USB REV REV MASK)
/* ADDINFO Bit Fields */
#define USB ADDINFO IEHOST MASK
                                                  0x1u
#define USB ADDINFO IEHOST SHIFT
                                                  \cap
#define USB ADDINFO IEHOST WIDTH
                                                  1
#define USB ADDINFO IEHOST(x)
(((uint8 t) (((uint8 t) (x)) << USB ADDINFO IEHOST SHIFT)) &USB ADDINFO IEHOST
MASK)
#define USB ADDINFO IRQNUM MASK
                                                  0xF8u
#define USB ADDINFO IRQNUM SHIFT
#define USB ADDINFO IRQNUM WIDTH
#define USB ADDINFO IRQNUM(x)
(((uint8 t)(((uint8 t)(x)) < USB ADDINFO IRQNUM SHIFT)) & USB ADDINFO IRQNUM
MASK)
/* OTGISTAT Bit Fields */
#define USB OTGISTAT AVBUSCHG MASK
                                                 0×111
#define USB OTGISTAT AVBUSCHG SHIFT
#define USB OTGISTAT AVBUSCHG WIDTH
#define USB OTGISTAT AVBUSCHG(x)
(((uint8 t) (((uint8 t) (x)) << USB OTGISTAT AVBUSCHG SHIFT)) &USB OTGISTAT AV
BUSCHG MASK)
#define USB OTGISTAT B SESS CHG MASK
                                                  0x4u
#define USB OTGISTAT B SESS CHG SHIFT
#define USB OTGISTAT B SESS CHG WIDTH
#define USB OTGISTAT B SESS CHG(x)
(((uint8 t)(((uint8 t)(x)) << USB OTGISTAT B SESS CHG SHIFT)) &USB OTGISTAT
B SESS CHG MASK)
#define USB OTGISTAT SESSVLDCHG MASK
                                                  0x811
#define USB OTGISTAT SESSVLDCHG SHIFT
                                                  3
#define USB OTGISTAT SESSVLDCHG WIDTH
#define USB OTGISTAT SESSVLDCHG(x)
(((uint8 t)(((uint8 t)(x)) < USB OTGISTAT SESSVLDCHG SHIFT)) & USB OTGISTAT
SESSVLDCHG MASK)
#define USB OTGISTAT LINE STATE CHG MASK
                                                  0x20u
#define USB_OTGISTAT_LINE_STATE_CHG_SHIFT
#define USB_OTGISTAT_LINE_STATE_CHG_WIDTH
#define USB OTGISTAT LINE STATE CHG(x)
(((uint8 t)(((uint8 t)(x)) << USB OTGISTAT LINE STATE CHG SHIFT)) & USB OTGIS
TAT LINE STATE CHG MASK)
#define USB OTGISTAT ONEMSEC MASK
                                                  0x40u
#define USB OTGISTAT ONEMSEC SHIFT
#define USB OTGISTAT ONEMSEC
                             WIDTH
#define USB OTGISTAT ONEMSEC(x)
(((uint8 t)(((uint8 t)(x)) < USB OTGISTAT ONEMSEC SHIFT)) & USB OTGISTAT ONE
MSEC MASK)
#define USB OTGISTAT IDCHG MASK
                                                  0x80u
#define USB OTGISTAT IDCHG SHIFT
                                                  7
#define USB OTGISTAT IDCHG WIDTH
                                                  1
```

```
#define USB OTGISTAT IDCHG(x)
(((uint8 t)(((uint8 t)(x)) < USB OTGISTAT IDCHG SHIFT)) & USB OTGISTAT IDCHG
MASK)
\overline{/}* OTGICR Bit Fields */
#define USB OTGICR AVBUSEN MASK
                                                    0×111
#define USB OTGICR AVBUSEN SHIFT
#define USB OTGICR AVBUSEN WIDTH
#define USB OTGICR AVBUSEN(x)
(((uint8_t)(((uint8_t)(x)) << USB OTGICR AVBUSEN SHIFT)) &USB OTGICR AVBUSEN
MASK)
#define USB OTGICR BSESSEN MASK
                                                    0x4u
#define USB OTGICR BSESSEN SHIFT
#define USB OTGICR BSESSEN WIDTH
#define USB OTGICR BSESSEN(x)
(((uint8 t)(((uint8 t)(x)) << USB OTGICR BSESSEN SHIFT)) & USB OTGICR BSESSEN
#define USB OTGICR SESSVLDEN MASK
                                                    0x8u
#define USB OTGICR SESSVLDEN SHIFT
                                                    3
#define USB OTGICR SESSVLDEN WIDTH
#define USB OTGICR SESSVLDEN(x)
(((uint8 t)(((uint8 t)(x)) < USB OTGICR SESSVLDEN SHIFT)) & USB OTGICR SESSV
LDEN MASK)
#define USB OTGICR LINESTATEEN MASK
                                                    0x20u
#define USB OTGICR LINESTATEEN SHIFT
                                                    5
#define USB OTGICR LINESTATEEN WIDTH
#define USB OTGICR LINESTATEEN(x)
(((uint8 t)(((uint8 t)(x)) << USB OTGICR LINESTATEEN SHIFT)) &USB OTGICR LIN
ESTATEEN MASK)
#define USB OTGICR ONEMSECEN MASK
                                                    0x40u
#define USB_OTGICR_ONEMSECEN_SHIFT
                                                    6
#define USB OTGICR ONEMSECEN WIDTH
                                                    1
#define USB OTGICR ONEMSECEN(x)
(((uint8_t)(((uint8_t)(x)) << USB_OTGICR_ONEMSECEN_SHIFT)) &USB_OTGICR_ONEMS
ECEN MASK)
#define USB OTGICR IDEN MASK
                                                    0x80u
#define USB OTGICR IDEN SHIFT
                                                    7
#define USB_OTGICR_IDEN_WIDTH
                                                    1
#define USB_OTGICR_IDEN(x)
(((uint8 t)(((uint8 t)(x)) << USB OTGICR IDEN SHIFT)) & USB OTGICR IDEN MASK)
/* OTGSTAT Bit Fields */
#define USB OTGSTAT AVBUSVLD MASK
                                                    0x1u
#define USB OTGSTAT AVBUSVLD SHIFT
#define USB_OTGSTAT_AVBUSVLD_WIDTH
                                                    1
#define USB OTGSTAT AVBUSVLD(x)
(((uint8\_t)(((uint8\_t)(x)) << USB\_OTGSTAT\_AVBUSVLD~SHIFT)) \&USB~OTGSTAT~AVBUSVLD~SHIFT)) &USB~OTGSTAT~AVBUSVLD~SHIFT) \\
SVLD MASK)
#define USB OTGSTAT BSESSEND MASK
                                                    0 \times 411
#define USB OTGSTAT BSESSEND SHIFT
                                                    2
#define USB OTGSTAT BSESSEND WIDTH
#define USB OTGSTAT BSESSEND(x)
(((uint8 t)(((uint8 t)(x)) << USB OTGSTAT BSESSEND SHIFT)) &USB OTGSTAT BSES
SEND MASK)
#define USB OTGSTAT SESS VLD MASK
                                                    0x8u
#define USB_OTGSTAT_SESS_VLD_SHIFT
#define USB OTGSTAT SESS VLD WIDTH
#define USB OTGSTAT SESS VLD(x)
(((uint8 t)(((uint8 t)(x)) < USB OTGSTAT SESS VLD SHIFT)) & USB OTGSTAT SESS
#define USB OTGSTAT LINESTATESTABLE MASK
                                                  0x20u
#define USB OTGSTAT LINESTATESTABLE SHIFT
```

```
#define USB OTGSTAT LINESTATESTABLE WIDTH
#define USB_OTGSTAT_LINESTATESTABLE(x)
(((uint8 t)(((uint8 t)(x)) < USB OTGSTAT LINESTATESTABLE SHIFT)) & USB OTGST
AT LINESTATESTABLE MASK)
#define USB OTGSTAT ONEMSECEN MASK
                                                   0 \times 4011
#define USB_OTGSTAT_ONEMSECEN SHIFT
                                                   6
#define USB OTGSTAT ONEMSECEN WIDTH
                                                   1
#define USB OTGSTAT ONEMSECEN(x)
(((uint8_t)(((uint8_t)(x))<<USB OTGSTAT ONEMSECEN SHIFT))&USB OTGSTAT ONE
MSECEN MASK)
#define USB OTGSTAT ID MASK
                                                   0x80u
#define USB OTGSTAT ID SHIFT
                                                   7
#define USB OTGSTAT ID WIDTH
                                                   1
#define USB OTGSTAT ID(x)
(((uint8 t)(((uint8 t)(x)) << USB OTGSTAT ID SHIFT)) & USB OTGSTAT ID MASK)
/* OTGCTL Bit Fields */
#define USB OTGCTL OTGEN MASK
                                                   0x4u
#define USB OTGCTL OTGEN SHIFT
                                                   2
#define USB OTGCTL OTGEN WIDTH
#define USB OTGCTL OTGEN(x)
(((uint8 t)(((uint8 t)(x)) << USB OTGCTL OTGEN SHIFT)) & USB OTGCTL OTGEN MAS
#define USB OTGCTL DMLOW MASK
                                                   0x10u
#define USB OTGCTL DMLOW SHIFT
#define USB OTGCTL DMLOW WIDTH
                                                   1
#define USB OTGCTL DMLOW(x)
(((uint8 t)(((uint8 t)(x)) << USB OTGCTL DMLOW SHIFT)) \&USB OTGCTL DMLOW MAS
#define USB OTGCTL DPLOW MASK
                                                   0x20u
#define USB OTGCTL DPLOW SHIFT
                                                   5
                                                   1
#define USB OTGCTL DPLOW WIDTH
#define USB OTGCTL DPLOW(x)
(((uint8_t)(((uint8_t)(x))<<USB_OTGCTL_DPLOW_SHIFT))&USB_OTGCTL_DPLOW_MAS</pre>
#define USB OTGCTL DPHIGH MASK
                                                   0x80u
#define USB OTGCTL DPHIGH SHIFT
                                                   7
#define USB_OTGCTL_DPHIGH_WIDTH
                                                   1
#define USB_OTGCTL_DPHIGH(x)
(((uint8_t)(((uint8_t)(x)) << USB_OTGCTL_DPHIGH_SHIFT)) & USB_OTGCTL_DPHIGH_M
ASK)
/* ISTAT Bit Fields */
#define USB ISTAT USBRST MASK
                                                   0x1u
#define USB_ISTAT_USBRST_SHIFT
#define USB ISTAT USBRST WIDTH
                                                   1
#define USB ISTAT USBRST(x)
(((uint8 t)(((uint8 t)(x)) << USB ISTAT USBRST SHIFT)) &USB ISTAT USBRST MAS
K)
#define USB ISTAT ERROR MASK
                                                   0x2u
#define USB ISTAT ERROR SHIFT
                                                   1
#define USB ISTAT ERROR WIDTH
                                                   1
#define USB ISTAT ERROR(x)
(((uint8 t)(((uint8 t)(x)) << USB ISTAT ERROR SHIFT)) & USB ISTAT ERROR MASK)
#define USB ISTAT SOFTOK MASK
                                                  0x4u
#define USB_ISTAT_SOFTOK_SHIFT
                                                   2
#define USB ISTAT SOFTOK WIDTH
                                                   1
#define USB ISTAT SOFTOK(x)
(((uint8 t)(((uint8 t)(x)) << USB ISTAT SOFTOK SHIFT)) & USB ISTAT SOFTOK MAS
#define USB ISTAT TOKDNE MASK
                                                   0x8u
#define USB ISTAT TOKDNE SHIFT
                                                   3
```

```
#define USB ISTAT TOKDNE WIDTH
                                                   1
#define USB_ISTAT_TOKDNE(x)
(((uint8 t)(((uint8 t)(x)) << USB ISTAT TOKDNE SHIFT)) & USB ISTAT TOKDNE MAS
#define USB ISTAT SLEEP MASK
                                                   0 \times 1011
#define USB ISTAT SLEEP SHIFT
                                                   4
#define USB ISTAT SLEEP WIDTH
                                                   1
#define USB ISTAT SLEEP(x)
(((uint8 t) (((uint8 t) (x)) << USB ISTAT SLEEP SHIFT)) &USB_ISTAT_SLEEP_MASK)
#define USB ISTAT RESUME MASK
                                                   0x20u
#define USB ISTAT RESUME SHIFT
#define USB_ISTAT_RESUME WIDTH
                                                   1
#define USB ISTAT RESUME(x)
(((uint8 t)(((uint8 t)(x))<<USB ISTAT RESUME SHIFT))&USB ISTAT RESUME MAS
#define USB ISTAT ATTACH MASK
                                                   0x40u
#define USB ISTAT ATTACH SHIFT
                                                   6
#define USB ISTAT ATTACH WIDTH
                                                   1
#define USB ISTAT ATTACH(x)
(((uint8 t)(((uint8 t)(x)) << USB ISTAT ATTACH SHIFT)) & USB ISTAT ATTACH MAS
#define USB ISTAT STALL MASK
                                                   0x80u
#define USB ISTAT STALL SHIFT
                                                   7
#define USB ISTAT STALL WIDTH
                                                   1
#define USB ISTAT STALL(x)
(((uint8 t) (((uint8 t) (x)) << USB ISTAT STALL SHIFT)) &USB ISTAT STALL MASK)
/* INTEN Bit Fields */
#define USB INTEN USBRSTEN MASK
                                                   0x1u
#define USB INTEN USBRSTEN SHIFT
                                                   0
#define USB INTEN USBRSTEN WIDTH
#define USB INTEN USBRSTEN(x)
(((uint8_t)(((uint8_t)(x)) << USB INTEN USBRSTEN SHIFT))&USB INTEN USBRSTEN
MASK)
#define USB INTEN ERROREN MASK
                                                   0x2u
#define USB INTEN ERROREN SHIFT
                                                   1
#define USB INTEN ERROREN WIDTH
#define USB INTEN ERROREN(x)
(((uint8 t)(((uint8 t)(x)) << USB INTEN ERROREN SHIFT)) & USB INTEN ERROREN M
#define USB INTEN SOFTOKEN MASK
                                                   0x4u
#define USB INTEN SOFTOKEN SHIFT
#define USB INTEN SOFTOKEN WIDTH
#define USB INTEN SOFTOKEN(x)
(((uint8 t)(((uint8 t)(x)) << USB INTEN SOFTOKEN SHIFT)) & USB INTEN SOFTOKEN
#define USB_INTEN_TOKDNEEN_MASK
                                                   0x8u
#define USB INTEN TOKDNEEN SHIFT
                                                   3
#define USB INTEN TOKDNEEN WIDTH
                                                   1
#define USB INTEN TOKDNEEN(x)
(((uint8 t)(((uint8 t)(x)) << USB INTEN TOKDNEEN SHIFT)) & USB INTEN TOKDNEEN
MASK)
#define USB INTEN SLEEPEN MASK
                                                   0x10u
#define USB INTEN SLEEPEN SHIFT
                                                   4
#define USB_INTEN_SLEEPEN_WIDTH
#define USB INTEN SLEEPEN(x)
(((uint8 t)(((uint8 t)(x)) << USB INTEN SLEEPEN SHIFT)) &USB INTEN SLEEPEN M
ASK)
#define USB INTEN RESUMEEN MASK
                                                   0x20u
#define USB INTEN RESUMEEN SHIFT
                                                   5
#define USB INTEN RESUMEEN WIDTH
                                                   1
```

```
#define USB INTEN RESUMEEN(x)
(((uint8 t)(((uint8 t)(x)) << USB INTEN RESUMEEN SHIFT)) & USB INTEN RESUMEEN
MASK)
#define USB INTEN ATTACHEN MASK
                                                   0x40u
#define USB INTEN ATTACHEN SHIFT
                                                   6
#define USB INTEN ATTACHEN WIDTH
                                                   1
#define USB INTEN ATTACHEN(x)
(((uint8 t)(((uint8 t)(x)) < USB INTEN ATTACHEN SHIFT)) & USB INTEN ATTACHEN
MASK)
#define USB INTEN STALLEN MASK
                                                   0x80u
#define USB INTEN STALLEN SHIFT
                                                   7
#define USB INTEN STALLEN WIDTH
                                                   1
#define USB INTEN STALLEN(x)
(((uint8 t)(((uint8 t)(x)) << USB INTEN STALLEN SHIFT)) & USB INTEN STALLEN M
ASK)
/* ERRSTAT Bit Fields */
#define USB ERRSTAT PIDERR MASK
                                                   0x1u
#define USB ERRSTAT PIDERR SHIFT
#define USB ERRSTAT PIDERR WIDTH
#define USB ERRSTAT PIDERR(x)
(((uint8 t)(((uint8 t)(x)) << USB ERRSTAT PIDERR SHIFT)) & USB ERRSTAT PIDERR
MASK)
#define USB ERRSTAT CRC5EOF MASK
                                                   0x2u
#define USB ERRSTAT CRC5EOF SHIFT
                                                   1
#define USB ERRSTAT CRC5EOF WIDTH
#define USB ERRSTAT CRC5EOF(x)
(((uint8 t)(((uint8 t)(x)) << USB ERRSTAT CRC5EOF SHIFT))&USB ERRSTAT CRC5E
OF MASK)
#define USB ERRSTAT CRC16 MASK
                                                   0x4u
#define USB ERRSTAT CRC16 SHIFT
                                                   1
#define USB ERRSTAT CRC16 WIDTH
#define USB ERRSTAT CRC16(x)
(((uint8 t)(((uint8 t)(x)) << USB ERRSTAT CRC16 SHIFT)) & USB ERRSTAT CRC16 M
ASK)
#define USB ERRSTAT DFN8 MASK
                                                   0 \times 811
#define USB_ERRSTAT_DFN8_SHIFT
                                                   3
#define USB ERRSTAT DFN8 WIDTH
                                                   1
#define USB ERRSTAT_DFN8(x)
(((uint8 t)(((uint8 t)(x)) << USB ERRSTAT DFN8 SHIFT)) & USB ERRSTAT DFN8 MAS
K)
#define USB ERRSTAT BTOERR MASK
                                                   0x10u
#define USB ERRSTAT BTOERR SHIFT
#define USB ERRSTAT BTOERR WIDTH
                                                   1
#define USB ERRSTAT BTOERR(x)
(((uint8 t)(((uint8 t)(x)) << USB ERRSTAT BTOERR SHIFT)) & USB ERRSTAT BTOERR
MASK)
#define USB ERRSTAT DMAERR MASK
                                                   0x20u
#define USB ERRSTAT DMAERR SHIFT
                                                   5
#define USB ERRSTAT DMAERR WIDTH
#define USB ERRSTAT DMAERR(x)
(((uint8_t)(((uint8_t)(x))<<USB ERRSTAT DMAERR SHIFT))&USB ERRSTAT DMAERR
MASK)
#define USB ERRSTAT BTSERR MASK
                                                   0x80u
#define USB_ERRSTAT_BTSERR_SHIFT
#define USB ERRSTAT BTSERR WIDTH
                                                   1
#define USB ERRSTAT BTSERR(x)
(((uint8 t)(((uint8 t)(x)) << USB ERRSTAT BTSERR SHIFT)) & USB ERRSTAT BTSERR
/* ERREN Bit Fields */
#define USB ERREN PIDERREN MASK
                                                   0x1u
```

```
#define USB ERREN PIDERREN SHIFT
                                                   0
#define USB ERREN PIDERREN WIDTH
#define USB ERREN PIDERREN(x)
(((uint8 t)(((uint8 t)(x)) << USB ERREN PIDERREN SHIFT)) &USB ERREN PIDERREN
MASK)
#define USB ERREN CRC5EOFEN MASK
                                                   0x2u
#define USB ERREN CRC5EOFEN SHIFT
                                                   1
#define USB ERREN CRC5EOFEN WIDTH
#define USB ERREN CRC5EOFEN(x)
(((uint8_t)(((uint8_t)(x)) << USB ERREN CRC5EOFEN SHIFT))&USB ERREN CRC5EOF
EN MASK)
#define USB ERREN CRC16EN MASK
                                                   0x4u
#define USB ERREN CRC16EN SHIFT
                                                   2
                                                   1
#define USB ERREN CRC16EN WIDTH
#define USB ERREN CRC16EN(x)
(((uint8_t)(((uint8_t)(x))<<USB_ERREN_CRC16EN_SHIFT))&USB_ERREN_CRC16EN_M
ASK)
#define USB ERREN DFN8EN MASK
                                                   0x8u
#define USB ERREN DFN8EN SHIFT
                                                   3
#define USB ERREN DFN8EN WIDTH
                                                   1
#define USB ERREN DFN8EN(x)
(((uint8 t)(((uint8 t)(x)) << USB ERREN DFN8EN SHIFT)) & USB ERREN DFN8EN MAS
K)
#define USB ERREN BTOERREN MASK
                                                   0x10u
#define USB ERREN BTOERREN SHIFT
                                                   4
#define USB ERREN BTOERREN WIDTH
                                                   1
#define USB ERREN BTOERREN(x)
(((uint8 t)(((uint8 t)(x)) << USB ERREN BTOERREN SHIFT)) & USB ERREN BTOERREN
MASK)
#define USB ERREN DMAERREN MASK
                                                   0x20u
#define USB ERREN DMAERREN SHIFT
                                                   5
#define USB ERREN DMAERREN WIDTH
#define USB ERREN DMAERREN(x)
(((uint8_t)(((uint8_t)(x)) << USB_ERREN_DMAERREN SHIFT))&USB ERREN DMAERREN
MASK)
#define USB ERREN BTSERREN MASK
                                                   0x80u
#define USB ERREN BTSERREN SHIFT
#define USB_ERREN_BTSERREN_WIDTH
#define USB ERREN BTSERREN(x)
(((uint8 t)(((uint8 t)(x)) << USB ERREN BTSERREN SHIFT)) & USB ERREN BTSERREN
/* STAT Bit Fields */
#define USB STAT ODD MASK
                                                   0x4u
#define USB STAT ODD SHIFT
                                                   2
#define USB_STAT_ODD_WIDTH
#define USB_STAT_ODD(x)
(((uint8 t)(((uint8 t)(x)) << USB STAT ODD SHIFT)) & USB STAT ODD MASK)
#define USB STAT TX MASK
                                                   0x8u
#define USB STAT TX SHIFT
                                                   3
#define USB STAT TX WIDTH
                                                   1
#define USB STAT TX(x)
(((uint8 t)(((uint8 t)(x)) << USB STAT TX SHIFT)) & USB STAT TX MASK)
#define USB STAT ENDP MASK
                                                   0xF0u
#define USB_STAT_ENDP_SHIFT
#define USB STAT ENDP WIDTH
                                                   4
#define USB STAT ENDP(x)
(((uint8 t)(((uint8 t)(x)) << USB STAT ENDP SHIFT)) & USB STAT ENDP MASK)
/* CTL Bit Fields */
#define USB CTL USBENSOFEN MASK
                                                   0x1u
#define USB CTL USBENSOFEN SHIFT
                                                   0
```

```
#define USB CTL USBENSOFEN WIDTH
#define USB CTL USBENSOFEN(x)
(((uint8 t)(((uint8 t)(x)) << USB CTL USBENSOFEN SHIFT)) & USB CTL USBENSOFEN
MASK)
#define USB CTL ODDRST MASK
                                                   0 \times 2 11
#define USB CTL ODDRST SHIFT
                                                   1
#define USB CTL ODDRST WIDTH
                                                   1
#define USB CTL ODDRST(x)
(((uint8 t) (((uint8 t)(x)) << USB CTL ODDRST SHIFT)) & USB CTL ODDRST MASK)
#define USB CTL RESUME MASK
                                                   0x4u
#define USB CTL RESUME SHIFT
                                                   2
                                                   1
#define USB_CTL_RESUME_WIDTH
#define USB CTL RESUME(x)
(((uint8 t)(((uint8 t)(x)) << USB CTL RESUME SHIFT)) & USB CTL RESUME MASK)
#define USB CTL HOSTMODEEN MASK
                                                   0x8u
#define USB CTL HOSTMODEEN SHIFT
                                                   3
#define USB CTL HOSTMODEEN WIDTH
#define USB CTL HOSTMODEEN(x)
(((uint8 t)(((uint8 t)(x)) < USB CTL HOSTMODEEN SHIFT)) & USB CTL HOSTMODEEN
MASK)
#define USB CTL RESET MASK
                                                   0x10u
#define USB CTL RESET SHIFT
                                                   4
#define USB CTL RESET WIDTH
                                                   1
#define USB CTL RESET(x)
(((uint8 t)(((uint8 t)(x)) << USB CTL RESET SHIFT)) & USB CTL RESET MASK)
#define USB CTL TXSUSPENDTOKENBUSY MASK
                                                   0x20u
#define USB CTL TXSUSPENDTOKENBUSY SHIFT
#define USB CTL TXSUSPENDTOKENBUSY WIDTH
                                                   1
#define USB CTL TXSUSPENDTOKENBUSY(x)
(((uint8 t) (((uint8 t) (x)) << USB CTL TXSUSPENDTOKENBUSY SHIFT)) &USB CTL TX
SUSPENDTOKENBUSY MASK)
#define USB CTL SE0 MASK
                                                   0x40u
#define USB CTL SEO SHIFT
                                                   6
#define USB CTL SEO WIDTH
#define USB CTL SEO(x)
(((uint8 t)(((uint8 t)(x)) << USB CTL SEO SHIFT)) & USB CTL SEO MASK)
#define USB CTL JSTATE MASK
                                                   0x80u
#define USB_CTL_JSTATE_SHIFT
#define USB_CTL_JSTATE_WIDTH
                                                   1
#define USB CTL JSTATE(x)
(((uint8 t) (((uint8 t)(x)) << USB CTL JSTATE SHIFT)) & USB CTL JSTATE MASK)
/* ADDR Bit Fields */
                                                   0x7Fu
#define USB ADDR ADDR MASK
#define USB ADDR ADDR SHIFT
                                                   \cap
#define USB ADDR ADDR WIDTH
                                                   7
#define USB ADDR ADDR(x)
(((uint8 t) (((uint8 t)(x)) << USB ADDR ADDR SHIFT)) &USB ADDR ADDR ADDR MASK)
#define USB ADDR LSEN MASK
                                                   0x80u
#define USB ADDR LSEN SHIFT
                                                   7
#define USB ADDR LSEN WIDTH
                                                   1
#define USB ADDR LSEN(x)
(((uint8 t)(((uint8 t)(x)) << USB ADDR LSEN SHIFT)) &USB ADDR LSEN MASK)
/* BDTPAGE1 Bit Fields */
#define USB BDTPAGE1 BDTBA MASK
                                                   0xFEu
#define USB BDTPAGE1 BDTBA SHIFT
                                                   1
#define USB BDTPAGE1 BDTBA WIDTH
#define USB BDTPAGE1 BDTBA(x)
(((uint8 t)(((uint8 t)(x)) << USB BDTPAGE1 BDTBA SHIFT)) & USB BDTPAGE1 BDTBA
MASK)
/* FRMNUML Bit Fields */
```

```
#define USB FRMNUML FRM MASK
                                                   0xFFu
#define USB FRMNUML FRM SHIFT
#define USB FRMNUML FRM WIDTH
                                                   8
#define USB_FRMNUML_FRM(x)
(((uint8 t)(((uint8 t)(x)) << USB FRMNUML FRM SHIFT)) & USB FRMNUML FRM MASK)
/* FRMNUMH Bit Fields */
#define USB FRMNUMH FRM MASK
                                                   0x7u
#define USB FRMNUMH FRM SHIFT
                                                   0
#define USB FRMNUMH FRM WIDTH
                                                   3
#define USB FRMNUMH FRM(x)
(((uint8 t) (((uint8 t) (x)) << USB FRMNUMH FRM SHIFT)) &USB FRMNUMH FRM MASK)
/* TOKEN Bit Fields */
#define USB TOKEN TOKENENDPT MASK
                                                   0xFu
#define USB TOKEN TOKENENDPT SHIFT
                                                   0
#define USB_TOKEN TOKENENDPT WIDTH
#define USB TOKEN TOKENENDPT(x)
(((uint8_t)(((uint8_t)(x)) << USB TOKEN TOKENENDPT SHIFT))&USB TOKEN TOKENE
NDPT MASK)
#define USB TOKEN TOKENPID MASK
                                                   0xF0u
#define USB TOKEN TOKENPID SHIFT
#define USB TOKEN TOKENPID WIDTH
#define USB TOKEN TOKENPID(x)
(((uint8 t)(((uint8 t)(x)) << USB TOKEN TOKENPID SHIFT)) &USB TOKEN TOKENPID
MASK)
/* SOFTHLD Bit Fields */
#define USB SOFTHLD CNT MASK
                                                   0×FF11
#define USB SOFTHLD CNT SHIFT
                                                   \cap
#define USB SOFTHLD CNT WIDTH
                                                   8
#define USB SOFTHLD CNT(x)
(((uint8_t) (((uint8_t) (x)) << USB SOFTHLD CNT SHIFT)) &USB SOFTHLD CNT MASK)
/* BDTPAGE2 Bit Fields */
#define USB BDTPAGE2 BDTBA MASK
                                                   0xFFu
#define USB BDTPAGE2 BDTBA SHIFT
                                                   \cap
#define USB BDTPAGE2 BDTBA WIDTH
#define USB BDTPAGE2 BDTBA(x)
(((uint8 t)(((uint8 t)(x)) << USB BDTPAGE2 BDTBA SHIFT)) & USB BDTPAGE2 BDTBA
MASK)
\overline{/}* BDTPAGE3 Bit Fields */
#define USB BDTPAGE3 BDTBA MASK
                                                   0xFFu
#define USB BDTPAGE3 BDTBA SHIFT
                                                   0
#define USB BDTPAGE3 BDTBA WIDTH
                                                   8
#define USB BDTPAGE3 BDTBA(x)
(((uint8 t)(((uint8 t)(x))<<USB BDTPAGE3 BDTBA SHIFT))&USB BDTPAGE3 BDTBA
MASK)
\overline{/}* ENDPT Bit Fields */
#define USB_ENDPT_EPHSHK_MASK
                                                   0x1u
#define USB ENDPT EPHSHK SHIFT
                                                   \cap
                                                   1
#define USB ENDPT EPHSHK WIDTH
#define USB ENDPT EPHSHK(x)
(((uint8 t)(((uint8 t)(x)) << USB ENDPT EPHSHK SHIFT)) & USB ENDPT EPHSHK MAS
K)
#define USB ENDPT EPSTALL MASK
                                                   0x2u
#define USB ENDPT EPSTALL SHIFT
                                                   1
#define USB_ENDPT_EPSTALL_WIDTH
#define USB ENDPT EPSTALL(x)
(((uint8 t) (((uint8 t) (x)) << USB ENDPT EPSTALL SHIFT)) & USB ENDPT EPSTALL M
ASK)
#define USB ENDPT EPTXEN MASK
                                                   0x4u
#define USB ENDPT EPTXEN SHIFT
                                                   2
#define USB ENDPT EPTXEN WIDTH
                                                   1
```

```
#define USB ENDPT EPTXEN(x)
(((uint8 t)(((uint8 t)(x)) << USB ENDPT EPTXEN SHIFT)) & USB ENDPT EPTXEN MAS
#define USB ENDPT EPRXEN MASK
                                                   0x8u
#define USB ENDPT EPRXEN SHIFT
                                                   3
#define USB ENDPT EPRXEN WIDTH
                                                   1
#define USB ENDPT EPRXEN(x)
(((uint8 t)(((uint8 t)(x)) << USB ENDPT EPRXEN SHIFT)) & USB ENDPT EPRXEN MAS
#define USB ENDPT EPCTLDIS MASK
                                                   0x10u
#define USB_ENDPT_EPCTLDIS_SHIFT
                                                   4
#define USB ENDPT EPCTLDIS WIDTH
                                                   1
#define USB ENDPT EPCTLDIS(x)
(((uint8 t)(((uint8 t)(x)) << USB ENDPT EPCTLDIS SHIFT)) & USB ENDPT EPCTLDIS
#define USB ENDPT RETRYDIS MASK
                                                   0x40u
#define USB ENDPT RETRYDIS SHIFT
                                                   6
#define USB ENDPT RETRYDIS WIDTH
                                                   1
#define USB ENDPT RETRYDIS(x)
(((uint8 t)(((uint8 t)(x)) << USB ENDPT RETRYDIS SHIFT)) & USB ENDPT RETRYDIS
MASK)
#define USB ENDPT HOSTWOHUB MASK
                                                   0x80u
#define USB ENDPT HOSTWOHUB SHIFT
                                                   7
#define USB ENDPT HOSTWOHUB WIDTH
                                                   1
#define USB ENDPT HOSTWOHUB(x)
(((uint8 t)(((uint8 t)(x)) << USB ENDPT HOSTWOHUB SHIFT)) & USB ENDPT HOSTWOH
UB MASK)
/* USBCTRL Bit Fields */
#define USB USBCTRL PDE MASK
                                                   0x40u
#define USB USBCTRL PDE SHIFT
                                                   6
                                                   1
#define USB USBCTRL PDE WIDTH
#define USB USBCTRL PDE(x)
(((uint8 t)(((uint8 t)(x)) << USB USBCTRL PDE SHIFT)) & USB USBCTRL PDE MASK)
#define USB USBCTRL SUSP MASK
                                                   0x80u
#define USB USBCTRL SUSP SHIFT
                                                   7
#define USB USBCTRL SUSP WIDTH
                                                   1
#define USB_USBCTRL_SUSP(x)
(((uint8 t)(((uint8 t)(x)) << USB USBCTRL SUSP SHIFT)) & USB USBCTRL SUSP MAS
/* OBSERVE Bit Fields */
#define USB OBSERVE DMPD MASK
                                                   0x10u
#define USB OBSERVE DMPD SHIFT
#define USB OBSERVE DMPD WIDTH
#define USB OBSERVE DMPD(x)
(((uint8 t)(((uint8 t)(x)) << USB OBSERVE DMPD SHIFT)) &USB OBSERVE DMPD MAS
K)
#define USB OBSERVE DPPD MASK
                                                   0 \times 40 u
#define USB OBSERVE DPPD SHIFT
                                                   6
#define USB OBSERVE DPPD WIDTH
#define USB OBSERVE DPPD(x)
(((uint8 t)(((uint8 t)(x)) << USB OBSERVE DPPD SHIFT)) &USB OBSERVE DPPD MAS
#define USB OBSERVE DPPU MASK
                                                   0x80u
#define USB_OBSERVE_DPPU_SHIFT
                                                   7
#define USB OBSERVE DPPU WIDTH
                                                   1
#define USB OBSERVE DPPU(x)
(((uint8 t)(((uint8 t)(x)) << USB OBSERVE DPPU SHIFT)) & USB OBSERVE DPPU MAS
/* CONTROL Bit Fields */
#define USB CONTROL DPPULLUPNONOTG MASK 0x10u
```

```
#define USB CONTROL DPPULLUPNONOTG SHIFT
#define USB CONTROL DPPULLUPNONOTG WIDTH
#define USB_CONTROL_DPPULLUPNONOTG(x)
(((uint8_t)(((uint8_t)(x))<<USB_CONTROL_DPPULLUPNONOTG_SHIFT))&USB_CONTRO</pre>
L DPPULLUPNONOTG MASK)
/* USBTRC0 Bit Fields */
#define USB USBTRC0 USB RESUME INT MASK
                                                0x1u
#define USB USBTRC0 USB RESUME INT SHIFT
#define USB USBTRCO USB RESUME INT WIDTH
#define USB USBTRC0 USB RESUME INT(x)
(((uint8 t) (((uint8 t) (x)) << USB USBTRC0 USB RESUME INT SHIFT)) &USB USBTRC
0 USB RESUME INT MASK)
#define USB USBTRC0 SYNC DET MASK
                                                  0x2u
#define USB USBTRC0 SYNC DET SHIFT
                                                  1
#define USB USBTRC0 SYNC DET WIDTH
#define USB USBTRC0 SYNC DET(x)
(((uint8_t)(((uint8_t)(x))<<USB USBTRC0 SYNC DET SHIFT))&USB USBTRC0 SYNC
DET MASK)
#define USB USBTRC0 USBRESMEN MASK
                                                 0x20u
#define USB USBTRCO USBRESMEN SHIFT
#define USB_USBTRCO_USBRESMEN_WIDTH
#define USB USBTRCO USBRESMEN(x)
(((uint8_t)(((uint8_t)(x)) << USB USBTRC0 USBRESMEN SHIFT))&USB USBTRC0 USB
RESMEN MASK)
#define USB USBTRC0 USBRESET MASK
                                                 0x80u
#define USB USBTRCO USBRESET SHIFT
#define USB USBTRCO USBRESET WIDTH
#define USB USBTRC0 USBRESET(x)
(((uint8 t)(((uint8 t)(x))<<USB USBTRC0 USBRESET SHIFT))&USB USBTRC0 USBR
ESET MASK)
/* USBFRMADJUST Bit Fields */
#define USB USBFRMADJUST ADJ MASK
                                                0xFFu
#define USB USBFRMADJUST ADJ SHIFT
#define USB USBFRMADJUST ADJ WIDTH
#define USB USBFRMADJUST ADJ(x)
(((uint8 t)(((uint8 t)(x)) << USB USBFRMADJUST ADJ SHIFT)) & USB USBFRMADJUST
_ADJ_MASK)
/*!
 * @ }
 */ /* end of group USB Register Masks */
/* USB - Peripheral instance base addresses */
/** Peripheral USB0 base address */
#define USB0 BASE
                                                 (0x40072000u)
/** Peripheral USBO base pointer */
                                                  ((USB Type *)USB0 BASE)
#define USB0
#define USB0 BASE PTR
/** Array initializer of USB peripheral base addresses */
                                                 { USBO BASE }
#define USB BASE ADDRS
/** Array initializer of USB peripheral base pointers */
#define USB BASE PTRS
                                                 { USBO }
   -- USB - Register accessor macros
---- */
```

```
* @addtogroup USB Register Accessor Macros USB - Register accessor
 * @ {
*/
/* USB - Register instance definitions */
/* USB0 */
#define USB0 PERID
                                                  USB PERID REG(USB0)
#define USB0_IDCOMP
                                                  USB IDCOMP REG(USB0)
#define USB0_REV
                                                  USB REV REG(USB0)
#define USB0_ADDINFO
                                                  USB ADDINFO REG(USB0)
#define USB0 OTGISTAT
                                                  USB OTGISTAT REG(USB0)
                                                  USB OTGICR REG(USB0)
#define USB0 OTGICR
                                                  USB OTGSTAT REG(USB0)
#define USB0 OTGSTAT
#define USB0 OTGCTL
                                                   USB OTGCTL REG(USB0)
#define USBO ISTAT
                                                  USB ISTAT REG(USB0)
#define USB0 INTEN
                                                  USB INTEN REG(USB0)
#define USB0 ERRSTAT
                                                  USB ERRSTAT REG(USB0)
#define USB0 ERREN
                                                  USB ERREN REG(USB0)
#define USB0 STAT
                                                  USB STAT REG(USB0)
                                                  USB CTL REG(USB0)
#define USB0 CTL
                                                  USB ADDR REG(USB0)
#define USB0 ADDR
#define USB0 BDTPAGE1
                                                   USB BDTPAGE1 REG(USB0)
#define USB0 FRMNUML
                                                  USB FRMNUML REG(USB0)
#define USB0 FRMNUMH
                                                  USB FRMNUMH REG(USB0)
#define USB0 TOKEN
                                                  USB TOKEN REG(USB0)
#define USB0 SOFTHLD
                                                  USB SOFTHLD REG(USB0)
#define USB0 BDTPAGE2
                                                   USB BDTPAGE2 REG(USB0)
                                                  USB BDTPAGE3 REG(USB0)
#define USB0 BDTPAGE3
#define USB0 ENDPT0
                                                   USB ENDPT REG(USB0,0)
#define USB0 ENDPT1
                                                   USB ENDPT REG(USB0,1)
#define USB0 ENDPT2
                                                   USB ENDPT REG(USB0,2)
                                                   USB ENDPT REG(USB0,3)
#define USB0 ENDPT3
#define USB0 ENDPT4
                                                  USB ENDPT REG(USB0,4)
#define USB0 ENDPT5
                                                   USB_ENDPT_REG(USB0,5)
#define USB0_ENDPT6
                                                   USB_ENDPT_REG(USB0,6)
#define USB0 ENDPT7
                                                  USB ENDPT_REG(USB0,7)
#define USB0 ENDPT8
                                                  USB ENDPT REG(USB0,8)
#define USB0 ENDPT9
                                                  USB ENDPT REG(USB0,9)
#define USB0 ENDPT10
                                                   USB ENDPT REG(USB0, 10)
#define USB0 ENDPT11
                                                  USB ENDPT REG(USB0,11)
#define USB0 ENDPT12
                                                  USB ENDPT REG(USB0,12)
                                                  USB_ENDPT_REG(USB0,13)
#define USB0 ENDPT13
#define USB0_ENDPT14
                                                   USB_ENDPT_REG(USB0,14)
#define USB0 ENDPT15
                                                   USB ENDPT REG(USB0,15)
#define USB0 USBCTRL
                                                  USB USBCTRL REG(USB0)
#define USB0 OBSERVE
                                                  USB OBSERVE REG(USB0)
#define USB0 CONTROL
                                                   USB CONTROL REG(USB0)
#define USB0 USBTRC0
                                                  USB USBTRC0 REG(USB0)
#define USB0 USBFRMADJUST
USB USBFRMADJUST REG(USB0)
/* USB - Register array accessors */
#define USB0 ENDPT(index)
USB ENDPT REG(USB0, index)
/*!
* @ }
```

```
*/ /* end of group USB Register Accessor Macros */
/*!
* @ }
*/ /* end of group USB Peripheral Access Layer */
/*
** End of section using anonymous unions
#if defined( ARMCC VERSION)
 #pragma pop
#elif defined( CWCC )
 #pragma pop
#elif defined( GNUC )
 /* leave anonymous unions enabled */
#elif defined( IAR SYSTEMS ICC )
 #pragma language=default
#else
 #error Not supported compiler type
#endif
/*!
* @ }
*/ /* end of group Peripheral access layer */
  -- Backward Compatibility
  _____
                                 _____
---- */
* @addtogroup Backward Compatibility Symbols Backward Compatibility
 * @ {
*/
#define DMA REQC ARR DMAC MASK
This symbol has been deprecated
#define DMA REQC ARR DMAC SHIFT
This symbol has been deprecated
#define DMA_REQC_ARR_DMAC(x)
This_symbol_has_been_deprecated
#define DMA REQC ARR CFSM MASK
This symbol has been deprecated
#define DMA REQC ARR CFSM SHIFT
This symbol has been deprecated
#define DMA REQCO
This symbol has been deprecated
#define DMA REQC1
This_symbol_has_been_deprecated
#define DMA REQC2
This symbol has been deprecated
#define DMA REQC3
This symbol has been deprecated
#define MCG S LOLS MASK
                                               MCG S LOLSO MASK
#define MCG S LOLS SHIFT
                                               MCG S LOLSO SHIFT
```

#define SIM FCFG2 MAXADDR MASK #define SIM FCFG2 MAXADDR SHIFT #define SIM_FCFG2_MAXADDR #define SPI_C2_SPLPIE_MASK This_symbol_has_been_deprecated #define SPI C2 SPLPIE SHIFT This symbol has been deprecated #define UART C4 LBKDDMAS MASK This symbol has been deprecated #define UART C4 LBKDDMAS SHIFT This symbol has been deprecated #define UART_C4_ILDMAS_MASK This_symbol_has_been_deprecated #define UART C4 ILDMAS SHIFT This symbol has been deprecated #define UART C4 TCDMAS MASK This symbol has been deprecated #define UART C4 TCDMAS SHIFT This symbol has been deprecated #define UARTLP Type #define UARTLP_BDH_REG #define UARTLP BDL REG #define UARTLP C1 REG #define UARTLP C2 REG #define UARTLP S1 REG #define UARTLP S2 REG #define UARTLP C3 REG #define UARTLP_D_REG #define UARTLP_MA1_REG #define UARTLP MA2 REG #define UARTLP_C4_REG #define UARTLP C5 REG #define UARTLP BDH SBR MASK #define UARTLP BDH SBR SHIFT #define UARTLP BDH SBR(x) #define UARTLP_BDH_SBNS_MASK #define UARTLP_BDH_SBNS_SHIFT #define UARTLP_BDH_RXEDGIE_MASK #define UARTLP_BDH_RXEDGIE_SHIFT #define UARTLP BDH LBKDIE MASK #define UARTLP BDH LBKDIE SHIFT #define UARTLP BDL SBR MASK #define UARTLP BDL SBR SHIFT #define UARTLP_BDL_SBR(x) #define UARTLP_C1_PT_MASK #define UARTLP_C1_PT_SHIFT #define UARTLP_C1_PE_MASK #define UARTLP_C1_PE_SHIFT #define UARTLP C1 ILT MASK #define UARTLP C1 ILT SHIFT #define UARTLP C1 WAKE MASK #define UARTLP C1 WAKE SHIFT #define UARTLP_C1_M_MASK #define UARTLP_C1_M_SHIFT #define UARTLP_C1_RSRC_MASK #define UARTLP C1 RSRC SHIFT #define UARTLP C1 DOZEEN MASK #define UARTLP C1 DOZEEN SHIFT #define UARTLP_C1_LOOPS MASK

#define UARTLP C1 LOOPS SHIFT

SIM_FCFG2_MAXADDR0_MASK SIM_FCFG2_MAXADDR0_SHIFT SIM_FCFG2_MAXADDR0

UARTO Type UARTO BDH REG UARTO BDL REG UARTO C1 REG UARTO C2 REG UARTO S1 REG UARTO S2 REG UARTO C3 REG UARTO D REG UARTO MA1 REG UARTO MA2 REG UARTO C4 REG UARTO C5 REG UARTO BDH SBR MASK UARTO BDH SBR SHIFT UARTO BDH SBR(x) UARTO BDH SBNS MASK UARTO_BDH_SBNS_SHIFT UARTO_BDH_RXEDGIE_MASK UARTO BDH RXEDGIE SHIFT UARTO BDH LBKDIE MASK UARTO BDH LBKDIE SHIFT UARTO BDL SBR MASK UARTO BDL_SBR_SHIFT UARTO BDL SBR(x) UARTO_C1_PT_MASK
UARTO_C1_PT_SHIFT UARTO_C1_PE_MASK UARTO C1 PE SHIFT UARTO C1 ILT MASK UARTO C1 ILT SHIFT UARTO C1 WAKE MASK UARTO C1 WAKE SHIFT UARTO_C1_M MASK UARTO C1 M SHIFT UARTO_C1_RSRC_MASK UARTO C1 RSRC SHIFT UARTO C1 DOZEEN MASK UARTO C1 DOZEEN SHIFT UARTO C1 LOOPS MASK

UARTO C1 LOOPS SHIFT

```
#define UARTLP_C2_SBK_MASK
                                                                   UARTO C2 SBK MASK
#define UARTLP_C2_SBK_SHIFT
                                                                   UARTO C2 SBK SHIFT
#define UARTLP_C2_RWU_MASK
                                                                   UARTO_C2_RWU_MASK
#define UARTLP_C2_RWU_SHIFT
                                                                   UARTO_C2_RWU_SHIFT
                                                                   UARTO C2 RE MASK
#define UARTLP C2 RE MASK
#define UARTLP_C2_TE_SHIFT
#define UARTLP_C2_ILIE_MASK
#define UARTLP_C2_ILIE_SHIFT
#define UARTLP_C2_ILIE_SHIFT
#define UARTLP_C2_RIE_MASK
#define UARTLP_C2_RIE_SHIFT
#define UARTLP_C2_TCIE_MASK
#define UARTLP_C2_TCIE_SHIFT
#define UARTLP_C2_TIE_MASK
#define UARTLP_C2_TIE_MASK
#define UARTLP_C2_TIE_MASK
#define UARTLP_C2_TIE_MASK
#define UARTLP C2 RE SHIFT
                                                                   UARTO C2 RE SHIFT
                                                                   UARTO C2 TE MASK
                                                                   UARTO C2 TE SHIFT
                                                                   UARTO C2 ILIE MASK
                                                                   UARTO C2 ILIE SHIFT
                                                                   UARTO C2 RIE MASK
                                                                   UARTO_C2_RIE_SHIFT
                                                                   UARTO_C2_TCIE_MASK
                                                                   UARTO C2 TCIE SHIFT
                                                                   UARTO C2 TIE MASK
                                                                   UARTO C2 TIE SHIFT
#define UARTLP S1 PF MASK
                                                                   UARTO S1 PF MASK
#define UARTLP S1 PF SHIFT
                                                                   UARTO S1 PF SHIFT
#define UARTLP S1 FE MASK
                                                                   UARTO S1 FE MASK
#define UARTLP S1 FE SHIFT
                                                                   UARTO S1 FE SHIFT
                                                                   UARTO_S1_NF_MASK
#define UARTLP_S1_NF_MASK
#define UARTLP_S1_NF_SHIFT
#define UARTLP_S1_OR_MASK
#define UARTLP_S1_OR_SHIFT
#define UARTLP_S1_IDLE_MASK
#define UARTLP_S1_IDLE_SHIFT
#define UARTLP_S1_RDRF_MASK
#define UARTLP_S1_RDRF_SHIFT
#define UARTLP_S1_TC_MASK
#define UARTLP_S1_TC_SHIFT
#define UARTLP_S1_TDRE_MASK
#define UARTLP_S1_TDRE_MASK
#define UARTLP_S1_TDRE_SHIFT
#define UARTLP_S1_TDRE_SHIFT
#define UARTLP_S2_RAF_MASK
#define UARTLP S1 NF SHIFT
                                                                   UARTO S1 NF SHIFT
                                                                   UARTO S1 OR MASK
                                                                   UARTO S1 OR SHIFT
                                                                   UARTO S1 IDLE MASK
                                                                   UARTO S1 IDLE SHIFT
                                                                   UARTO S1 RDRF MASK
                                                                   UARTO S1 RDRF SHIFT
                                                                   UARTO_S1_TC_MASK
UARTO_S1_TC_SHIFT
                                                                   UARTO S1 TDRE MASK
                                                                   UARTO S1 TDRE SHIFT
#define UARTLP S2 RAF MASK
                                                                   UARTO S2 RAF MASK
#define UARTLP S2 RAF SHIFT
                                                                   UARTO S2 RAF SHIFT
#define UARTLP_S2_LBKDE MASK
                                                                   UARTO S2 LBKDE MASK
#define UARTLP_S2_LBKDE_SHIFT
                                                                   UARTO S2 LBKDE SHIFT
#define UARTLP_S2_BRK13_MASK
                                                                   UARTO S2 BRK13 MASK
#define UARTLP_S2_BRK13_SHIFT
                                                                   UARTO_S2_BRK13_SHIFT
#define UARTLP_S2_RWUID_MASK
                                                                   UARTO_S2_RWUID_MASK
#define UARTLP S2 RWUID_SHIFT
                                                                   UARTO S2 RWUID SHIFT
#define UARTLP S2 RXINV MASK
                                                                   UARTO S2 RXINV MASK
#define UARTLP S2 RXINV SHIFT
                                                                   UARTO S2 RXINV SHIFT
#define UARTLP S2 MSBF MASK
                                                                   UARTO S2 MSBF MASK
#define UARTLP_S2_MSBF_SHIFT
#define UARTLP_S2_RXEDGIF_MASK
#define UARTLP_S2_RXEDGIF_SHIFT
                                                                   UARTO S2 MSBF SHIFT
                                                                   UARTO_S2_RXEDGIF_MASK
                                                                   UARTO_S2_RXEDGIF_SHIFT
                                                                   UARTO_S2_LBKDIF_MASK
#define UARTLP_S2_LBKDIF_MASK
#define UARTLP S2 LBKDIF SHIFT
                                                                   UARTO S2 LBKDIF SHIFT
                                                                   UARTO C3 PEIE MASK
 #define UARTLP C3 PEIE MASK
#define UARTLP C3 PEIE SHIFT
                                                                   UARTO C3 PEIE SHIFT
#define UARTLP C3 FEIE MASK
                                                                   UARTO C3 FEIE MASK
#define UARTLP_C3_FEIE_SHIFT
#define UARTLP_C3_NEIE_MASK
                                                                   UARTO C3 FEIE SHIFT
#define UARTLP_C3_NEIE_MASK
                                                                   UARTO C3 NEIE MASK
#define UARTLP_C3_NEIE_SHIFT
                                                                   UARTO_C3_NEIE_SHIFT
#define UARTLP_C3_ORIE_MASK
                                                                   UARTO C3 ORIE MASK
                                                 UARTO_C3_ORIE_SHIFT
UARTO_C3_TXINV_MASK
UARTO_C3_TXINV_SHIFT
UARTO_C3_TXDIR_MASK
UARTO_C3_TXDIR_SHIFT
#define UARTLP C3 ORIE SHIFT
#define UARTLP C3 TXINV MASK
#define UARTLP_C3_TXINV_MASK
#define UARTLP_C3_TXINV_SHIFT
#define UARTLP_C3_TXDIR_MASK
#define UARTLP C3 TXDIR SHIFT
```

```
#define UARTLP C3 R9T8 MASK
                                                   UARTO C3 R9T8 MASK
#define UARTLP_C3_R9T8_SHIFT
                                                   UARTO C3 R9T8 SHIFT
#define UARTLP_C3_R8T9_MASK
                                                   UARTO_C3_R8T9_MASK
#define UARTLP_C3_R8T9_SHIFT
                                                   UARTO_C3_R8T9_SHIFT
#define UARTLP D ROTO MASK
                                                   UARTO D ROTO MASK
#define UARTLP D ROTO SHIFT
                                                   UARTO D ROTO SHIFT
#define UARTLP D R1T1 MASK
                                                   UARTO D R1T1 MASK
#define UARTLP D R1T1 SHIFT
                                                   UARTO D R1T1 SHIFT
#define UARTLP D R2T2 MASK
                                                   UARTO D R2T2 MASK
#define UARTLP_D_R2T2_SHIFT
#define UARTLP_D_R3T3_MASK
#define UARTLP_D_R3T3_SHIFT
                                                   UARTO D R2T2 SHIFT
                                                   UARTO D R3T3 MASK
                                                   UARTO D R3T3 SHIFT
#define UARTLP D R4T4 MASK
                                                   UARTO D R4T4 MASK
#define UARTLP D R4T4 SHIFT
                                                   UARTO D R4T4 SHIFT
#define UARTLP D R5T5 MASK
                                                   UARTO D R5T5 MASK
                                                  UARTO D R5T5 SHIFT
#define UARTLP D R5T5 SHIFT
#define UARTLP D R6T6 MASK
                                                  UARTO D R6T6 MASK
#define UARTLP D R6T6 SHIFT
                                                  UARTO D R6T6 SHIFT
#define UARTLP D R7T7 MASK
                                                  UARTO D R7T7 MASK
#define UARTLP_D_R7T7_SHIFT
                                                   UARTO D R7T7 SHIFT
#define UARTLP_MA1_MA_MASK
                                                   UARTO MA1 MA MASK
#define UARTLP MA1 MA SHIFT
                                                   UARTO MA1 MA SHIFT
#define UARTLP MA1 MA(x)
                                                   UARTO MA1 MA(x)
                                                   UARTO MA2 MA MASK
#define UARTLP MA2 MA MASK
#define UARTLP MA2 MA SHIFT
                                                   UARTO MA2 MA SHIFT
#define UARTLP MA2 MA(x)
                                                   UARTO MA2 MA(x)
#define UARTLP C4 OSR MASK
                                                   UARTO C4 OSR MASK
#define UARTLP C4 OSR SHIFT
                                                   UARTO C4 OSR SHIFT
                                                   UARTO_C4_OSR(x)
#define UARTLP_C4_OSR(x)
#define UARTLP_C4_M10_MASK
                                                   UARTO C4 M10 MASK
#define UARTLP C4 M10 SHIFT
                                                   UARTO C4 M10 SHIFT
                                                  UARTO C4 MAEN2 MASK
#define UARTLP C4 MAEN2 MASK
#define UARTLP C4 MAEN2 SHIFT
                                                 UARTO C4 MAEN2 SHIFT
#define UARTLP C4 MAEN1 MASK
                                                 UARTO C4 MAEN1 MASK
#define UARTLP C4 MAEN1 SHIFT
                                                 UARTO C4 MAEN1 SHIFT
                                           UARTO_C4_MAENT_SHIFT
UARTO_C5_RESYNCDIS_MASK
UARTO_C5_RESYNCDIS_SHIFT
UARTO_C5_BOTHEDGE_MASK
#define UARTLP_C5_RESYNCDIS_MASK
#define UARTLP_C5_RESYNCDIS_SHIFT
                                                  UARTO C5 RESYNCDIS SHIFT
#define UARTLP_C5_BOTHEDGE_MASK
#define UARTLP_C5_BOTHEDGE_SHIFT
                                                  UARTO_C5_BOTHEDGE_SHIFT
#define UARTLP C5 RDMAE MASK
                                                  UARTO C5 RDMAE MASK
#define UARTLP C5 RDMAE SHIFT
                                                  UARTO C5 RDMAE SHIFT
#define UARTLP C5 TDMAE MASK
                                                 UARTO C5 TDMAE MASK
#define UARTLP C5 TDMAE SHIFT
                                                  UARTO C5 TDMAE SHIFT
#define UARTLP BASES
                                                   UARTLP BASES
#define NV_FOPT_EZPORT_DIS_MASK
This symbol has been deprecated
#define NV_FOPT_EZPORT_DIS_SHIFT
This symbol has been deprecated
#define ADC BASES
                                                   ADC BASE PTRS
#define CMP BASES
                                                   CMP BASE PTRS
#define DAC BASES
                                                   DAC BASE PTRS
#define DMA BASES
                                                   DMA BASE PTRS
#define DMAMUX BASES
                                                   DMAMUX BASE PTRS
#define FPTA BASE PTR
                                                   FGPIOA BASE PTR
#define FPTA BASE
                                                   FGPIOA BASE
#define FPTA
                                                   FGPIOA
#define FPTB BASE PTR
                                                   FGPIOB BASE PTR
#define FPTB BASE
                                                   FGPIOB BASE
#define FPTB
                                                   FGPIOB
#define FPTC BASE PTR
                                                   FGPIOC BASE PTR
```

```
#define FPTC BASE
                                                  FGPIOC BASE
#define FPTC
                                                  FGPIOC
#define FPTD_BASE_PTR
                                                  FGPIOD BASE PTR
#define FPTD BASE
                                                  FGPIOD BASE
#define FPTD
                                                  FGPIOD
#define FPTE BASE PTR
                                                 FGPIOE BASE PTR
#define FPTE BASE
                                                 FGPIOE BASE
                                                  FGPIOE
#define FPTE
#define FGPIO BASES
                                                  FGPIO BASE PTRS
#define FTFA BASES
                                                 FTFA BASE PTRS
#define PTA BASE PTR
                                                  GPIOA BASE PTR
#define PTA BASE
                                                  GPIOA BASE
#define PTA
                                                  GPIOA
#define PTB BASE PTR
                                                 GPIOB BASE PTR
#define PTB BASE
                                                 GPIOB BASE
#define PTB
                                                 GPIOB
#define PTC BASE PTR
                                                 GPIOC BASE PTR
#define PTC BASE
                                                 GPIOC BASE
#define PTC
                                                 GPIOC
#define PTD BASE PTR
                                                  GPIOD BASE PTR
                                                 GPIOD BASE
#define PTD BASE
#define PTD
                                                  GPIOD
#define PTE BASE PTR
                                                 GPIOE BASE PTR
#define PTE BASE
                                                 GPIOE BASE
#define PTE
                                                  GPIOE
#define GPIO BASES
                                                 GPIO BASE PTRS
#define I2C BASES
                                                 I2C BASE PTRS
#define LLWU BASES
                                                  LLWU BASE PTRS
#define LPTMR BASES
                                                  LPTMR BASE PTRS
#define MCG BASES
                                                  MCG BASE PTRS
#define MCM BASES
                                                  MCM BASE PTRS
#define MTB BASES
                                                  MTB BASE PTRS
#define MTBDWT BASES
                                                  MTBDWT BASE PTRS
#define NV BASES
                                                  NV BASES
#define OSC BASES
                                                  OSC BASE PTRS
                                                  PIT BASE PTRS
#define PIT BASES
#define PMC BASES
                                                  PMC BASE PTRS
#define PORT BASES
                                                  PORT BASE PTRS
#define RCM BASES
                                                  RCM BASE PTRS
#define ROM BASES
                                                  ROM BASE PTRS
#define RTC BASES
                                                  RTC BASE PTRS
#define SIM BASES
                                                  SIM BASE PTRS
#define SMC BASES
                                                  SMC BASE PTRS
#define SPI BASES
                                                  SPI BASE PTRS
#define TPM BASES
                                                  TPM BASE PTRS
#define TSI BASES
                                                  TSI BASE PTRS
#define UART BASES
                                                  UART BASE PTRS
#define UARTO BASES
                                                  UARTO BASE PTRS
#define USB BASES
                                                  USB BASE PTRS
#define LPTimer IRQn
                                                  LPTMR0 IRQn
#define LPTimer IRQHandler
                                                 LPTMR0 IRQHandler
#define LLW IRQn
                                                 LLWU IRQn
#define LLW IRQHandler
                                                 LLWU IRQHandler
/*!
* @ }
*/ /* end of group Backward Compatibility Symbols */
```

#else /* #if !defined(MKL25Z4 H) */

```
/* There is already included the same memory map. Check if it is
compatible (has the same major version) */
  #if (MCU MEM MAP VERSION != 0x0200u)
    #if (!defined(MCU MEM MAP SUPPRESS VERSION WARNING))
     #warning There are included two not compatible versions of memory
maps. Please check possible differences.
    #endif /* (!defined(MCU MEM MAP SUPPRESS VERSION WARNING)) */
  #endif /* (MCU MEM MAP VERSION != 0x0200u) */
#endif /* #if !defined(MKL25Z4 H ) */
/* MKL25Z4.h, eof. */
/*
 * uart.h
 * Created on: Jul 16, 2017
      Author: Sreela Pavani
#ifndef SOURCES UART H
#define SOURCES UART H
#define BIT0 0X00
#define BUFFER LEN 500
#include<stdio.h>
#include<stdint.h>
#include "circbuf.h"
void UART configure();
uint8 t UART send(uint8 t *character);
uint8 t UART send n(uint8 t *data , uint8 t length);
uint8 t UART receive(uint8 t *receivedchar);
uint8 t UART receive n(uint8 t *receivedata , uint8 t length);
CB t *tx buf , *rx buf;
#endif /* SOURCES UART H */
* *
      Processors:
                           MKL25Z128FM4
* *
                           MKL25Z128FT4
* *
                           MKL25Z128LH4
* *
                           MKL25Z128VLK4
* *
**
                           Keil ARM C/C++ Compiler
      Compilers:
**
                           Freescale C/C++ for Embedded ARM
* *
                           GNU C Compiler
* *
                           GNU C Compiler - CodeSourcery Sourcery G++
* *
                           IAR ANSI C/C++ Compiler for ARM
* *
**
      Reference manual: KL25P80M48SF0RM, Rev.3, Sep 2012
* *
                           rev. 2.5, 2015-02-19
      Version:
**
                           b150220
      Build:
* *
**
      Abstract:
* *
          Provides a system configuration function and a global variable
that
          contains the system frequency. It configures the device and
initializes
```

```
the oscillator (PLL) that is part of the microcontroller
**
device.
* *
* *
       Copyright (c) 2015 Freescale Semiconductor, Inc.
**
       All rights reserved.
* *
**
       Redistribution and use in source and binary forms, with or without
modification,
**
       are permitted provided that the following conditions are met:
* *
* *
       o Redistributions of source code must retain the above copyright
notice, this list
        of conditions and the following disclaimer.
* *
**
       o Redistributions in binary form must reproduce the above
copyright notice, this
         list of conditions and the following disclaimer in the
documentation and/or
        other materials provided with the distribution.
* *
**
       o Neither the name of Freescale Semiconductor, Inc. nor the names
of its
        contributors may be used to endorse or promote products derived
from this
* *
        software without specific prior written permission.
* *
**
       THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND
CONTRIBUTORS "AS IS" AND
       ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
THE IMPLIED
       WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
ARE
* *
       DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS
BE LIABLE FOR
       ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
CONSEQUENTIAL DAMAGES
       (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
SERVICES;
      LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
CAUSED AND ON
      ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR
TORT
* *
       (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE
USE OF THIS
* *
       SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
* *
* *
       http:
                             www.freescale.com
**
       mail:
                              support@freescale.com
* *
* *
       Revisions:
**
       - rev. 1.0 (2012-06-13)
* *
           Initial version.
* *
       - rev. 1.1 (2012-06-21)
* *
           Update according to reference manual rev. 1.
* *
       - rev. 1.2 (2012-08-01)
* *
           Device type UARTLP changed to UARTO.
* *
       - rev. 1.3 (2012-10-04)
* *
           Update according to reference manual rev. 3.
* *
       - rev. 1.4 (2012-11-22)
```

MCG module - bit LOLS in MCG S register renamed to LOLSO.

```
- rev. 1.5 (2013-04-05)
* *
          Changed start of doxygen comment.
* *
      - rev. 2.0 (2013-10-29)
* *
          Register accessor macros added to the memory map.
**
          Symbols for Processor Expert memory map compatibility added to
the memory map.
**
          Startup file for gcc has been updated according to CMSIS 3.2.
* *
          System initialization updated.
**
      - rev. 2.1 (2014-07-16)
* *
          Module access macro module BASES replaced by module BASE PTRS.
**
          System initialization and startup updated.
* *
      - rev. 2.2 (2014-08-22)
**
         System initialization updated - default clock config changed.
* *
      - rev. 2.3 (2014-08-28)
**
          Update of startup files - possibility to override DefaultISR
added.
      - rev. 2.4 (2014-10-14)
          Interrupt INT LPTimer renamed to INT LPTMR0.
* *
      - rev. 2.5 (2015-02-19)
* *
          Renamed interrupt vector LLW to LLWU.
* *
* /
/*!
* @file MKL25Z4
* @version 2.5
* @date 2015-02-19
 * @brief Device specific configuration file for MKL25Z4 (header file)
* Provides a system configuration function and a global variable that
contains
 * the system frequency. It configures the device and initializes the
oscillator
* (PLL) that is part of the microcontroller device.
#ifndef SYSTEM MKL25Z4 H
#define SYSTEM MKL25Z4_H_
                                               /**< Symbol preventing
repeated inclusion */
#ifdef cplusplus
extern "C" {
#endif
#include <stdint.h>
#ifndef DISABLE WDOG
 #define DISABLE WDOG
                                     1
#endif
/* MCG mode constants */
#define MCG MODE FEI
                                     0 U
#define MCG MODE FBI
                                      1U
```

NV registers - bit EZPORT DIS in NV FOPT register removed.

* *

```
#define MCG MODE BLPI
                                     2U
#define MCG MODE FEE
                                      3U
                                     4 U
#define MCG_MODE_FBE
#define MCG_MODE_BLPE
                                      5U
#define MCG MODE PBE
                                      6U
#define MCG MODE PEE
                                      7 U
/* Predefined clock setups
   0 ... Default part configuration
        Multipurpose Clock Generator (MCG) in FEI mode.
        Reference clock source for MCG module: Slow internal reference
clock
        Core clock = 20.97152MHz
        Bus clock = 20.97152MHz
   1 ... Maximum achievable clock frequency configuration
        Multipurpose Clock Generator (MCG) in PEE mode.
        Reference clock source for MCG module: System oscillator
reference clock
        Core clock = 48MHz
        Bus clock = 24MHz
   2 ... Chip internaly clocked, ready for Very Low Power Run mode
        Multipurpose Clock Generator (MCG) in BLPI mode.
        Reference clock source for MCG module: Fast internal reference
clock
        Core clock = 4MHz
        Bus clock = 0.8MHz
   3 ... Chip externally clocked, ready for Very Low Power Run mode
        Multipurpose Clock Generator (MCG) in BLPE mode.
        Reference clock source for MCG module: System oscillator
reference clock
        Core clock = 4MHz
        Bus clock = 1MHz
   4 ... USB clock setup
        Multipurpose Clock Generator (MCG) in PEE mode.
        Reference clock source for MCG module: System oscillator
reference clock
        Core clock = 48MHz
        Bus clock = 24MHz
/* Define clock source values */
                                                          /* Value of
#define CPU XTAL CLK HZ
                                     8000000u
the external crystal or oscillator clock frequency in Hz */
#define CPU_INT_SLOW_CLK_HZ
                                                          /* Value of
                                      32768u
the slow internal oscillator clock frequency in Hz */
                                      4000000u
                                                         /* Value of
#define CPU INT FAST CLK HZ
the fast internal oscillator clock frequency in Hz */
/* RTC oscillator setting */
/* Low power mode enable */
/* SMC PMPROT: AVLP=1, ALLS=1, AVLLS=1 */
                                                         /* SMC PMPROT
#define SYSTEM SMC PMPROT VALUE 0x2AU
*/
/* Internal reference clock trim */
/* #undef SLOW TRIM ADDRESS */
                                                          /* Slow
oscillator not trimmed. Commented out for MISRA compliance. */
```

```
/* #undef SLOW FINE TRIM ADDRESS */
                                                     /* Slow
oscillator not trimmed. Commented out for MISRA compliance. */
/* #undef FAST_TRIM_ADDRESS */
oscillator not trimmed. Commented out for MISRA compliance. */
                                                     /* Fast
/* #undef FAST FINE TRIM ADDRESS */
oscillator not trimmed. Commented out for MISRA compliance. */
#ifdef CLOCK SETUP
#if (CLOCK SETUP == 0)
 #define DEFAULT_SYSTEM_CLOCK 20971520u /* Default
System clock value */
                            MCG MODE FEI /* Clock generator
  #define MCG MODE
mode */
  /* MCG C1: CLKS=0,FRDIV=0,IREFS=1,IRCLKEN=1,IREFSTEN=0 */
  #define SYSTEM_MCG C1 VALUE 0x06U
                                                     /* MCG C1 */
 /* MCG C2: LOCRE0=0, RANGE0=2, HGO0=0, EREFS0=1, LP=0, IRCS=0 */
 #define SYSTEM MCG C2 VALUE 0x24U
                                                     /* MCG C2 */
 /* MCG C4: DMX32=0,DRST DRS=0,FCTRIM=0,SCFTRIM=0 */
  #define SYSTEM MCG C4 VALUE 0x00U
                                                    /* MCG C4 */
  /* MCG SC: ATME=0,ATMS=0,ATMF=0,FLTPRSRV=0,FCRDIV=0,LOCS0=0 */
 #define SYSTEM MCG SC VALUE 0x00U
                                                    /* MCG SC */
/* MCG C5: PLLCLKEN0=0, PLLSTEN0=0, PRDIV0=0 */
                                                     /* MCG C5 */
 #define SYSTEM MCG C5 VALUE 0x00U
/* MCG C6: LOLIE0=0, PLLS=0, CME0=0, VDIV0=0 */
  #define SYSTEM MCG C6 VALUE 0x00U
                                                    /* MCG C6 */
/* OSCO CR: ERCLKEN=1, EREFSTEN=0, SC2P=0, SC4P=0, SC8P=0, SC16P=0 */
  #define SYSTEM_OSCO CR VALUE 0x80U
                                                    /* OSC0 CR */
/* SMC PMCTRL: RUNM=0,STOPA=0,STOPM=0 */
 #define SYSTEM SMC PMCTRL VALUE 0x00U
                                                    /* SMC PMCTRL
/* SIM_CLKDIV1: OUTDIV1=0,OUTDIV4=0 */
  #define SYSTEM SIM CLKDIV1 VALUE 0x00U
                                                    /* SIM CLKDIV1
/* SIM SOPT1: USBREGEN=0, USBSSTBY=0, USBVSTBY=0, OSC32KSEL=3 */
                                                   /* SIM SOPT1
  #define SYSTEM SIM SOPT1 VALUE 0x000C0000U
/* SIM SOPT2:
UARTOSRC=0,TPMSRC=1,USBSRC=0,PLLFLLSEL=0,CLKOUTSEL=0,RTCCLKOUTSEL=0 */
 #elif (CLOCK SETUP == 1)
  #define DEFAULT SYSTEM CLOCK 48000000u /* Default
System clock value */
  #define MCG MODE
                            MCG MODE PEE /* Clock generator
mode */
  /* MCG C1: CLKS=0, FRDIV=3, IREFS=0, IRCLKEN=1, IREFSTEN=0 */
  #define SYSTEM MCG C1 VALUE 0x1AU
                                                     /* MCG C1 */
  /* MCG C2: LOCRE0=0,RANGE0=2,HGO0=0,EREFS0=1,LP=0,IRCS=0 */
  #define SYSTEM MCG C2 VALUE 0x24U
                                                    /* MCG C2 */
 /* MCG C4: DMX32=0, DRST DRS=0, FCTRIM=0, SCFTRIM=0 */
 #define SYSTEM_MCG_C4 VALUE 0x00U
                                                    /* MCG C4 */
  /* MCG SC: ATME=0,ATMS=0,ATMF=0,FLTPRSRV=0,FCRDIV=0,LOCS0=0 */
 #define SYSTEM MCG SC VALUE 0x00U
                                                    /* MCG SC */
/* MCG_C5: PLLCLKEN0=0,PLLSTEN0=0,PRDIV0=1 */
 #define SYSTEM MCG C5 VALUE 0x01U
                                                     /* MCG C5 */
/* MCG C6: LOLIE\overline{0}=0, \overline{PLLS}=1, CME0=0, VDIV0=0 */
 #define SYSTEM MCG C6 VALUE 0x40U
                                                    /* MCG C6 */
/* OSCO CR: ERCLKEN=1,EREFSTEN=0,SC2P=0,SC4P=0,SC8P=0,SC16P=0 */
  #define SYSTEM OSCO CR VALUE 0x80U
                                                    /* OSC0 CR */
/* SMC PMCTRL: RUNM=0,STOPA=0,STOPM=0 */
```

```
#define SYSTEM SMC PMCTRL VALUE
                                   0x00U
                                                      /* SMC PMCTRL
/* SIM CLKDIV1: OUTDIV1=1,OUTDIV4=1 */
 #define SYSTEM SIM CLKDIV1 VALUE 0x10010000U
                                                      /* SIM CLKDIV1
/* SIM SOPT1: USBREGEN=0, USBSSTBY=0, USBVSTBY=0, OSC32KSEL=3 */
 #define SYSTEM SIM SOPT1 VALUE 0x000C0000U /* SIM SOPT1
/* SIM SOPT2:
UARTOSRC=0, TPMSRC=1, USBSRC=0, PLLFLLSEL=1, CLKOUTSEL=0, RTCCLKOUTSEL=0 */
 #define SYSTEM SIM SOPT2_VALUE 0x01010000U
                                                      /* SIM SOPT2
#elif (CLOCK SETUP == 2)
 #define DEFAULT SYSTEM CLOCK 4000000u
                                                       /* Default
System clock value */
 #define MCG MODE
                                   MCG MODE BLPI /* Clock generator
mode */
 /* MCG C1: CLKS=1,FRDIV=0,IREFS=1,IRCLKEN=1,IREFSTEN=0 */
 #define SYSTEM MCG C1 VALUE 0x46U
                                                       /* MCG C1 */
 /* MCG C2: LOCRE0=0, RANGE0=2, HG00=0, EREFS0=1, LP=1, IRCS=1 */
 #define SYSTEM MCG C2 VALUE 0x27U
                                                      /* MCG C2 */
 /* MCG C4: DMX32=0, DRST DRS=0, FCTRIM=0, SCFTRIM=0 */
 #define SYSTEM MCG C4 VALUE 0x00U
                                                      /* MCG C4 */
 /* MCG SC: ATME=0,ATMS=0,ATMF=0,FLTPRSRV=0,FCRDIV=0,LOCS0=0 */
 #define SYSTEM MCG SC VALUE 0x00U
                                                      /* MCG SC */
/* MCG C5: PLLCLKEN0=0, PLLSTEN0=0, PRDIV0=0 */
 #define SYSTEM MCG C5 VALUE 0x00U
                                                      /* MCG C5 */
/* MCG C6: LOLIE0=0, PLLS=0, CME0=0, VDIV0=0 */
 #define SYSTEM_MCG C6 VALUE 0x00U
                                                      /* MCG C6 */
/* OSCO CR: ERCLKEN=1, EREFSTEN=0, SC2P=0, SC4P=0, SC8P=0, SC16P=0 */
 #define SYSTEM OSCO CR VALUE 0x80U
                                                     /* OSC0 CR */
/* SMC PMCTRL: RUNM=0,STOPA=0,STOPM=0 */
 #define SYSTEM SMC PMCTRL VALUE 0x00U
                                                      /* SMC PMCTRL
/* SIM CLKDIV1: OUTDIV1=0,OUTDIV4=4 */
 #define SYSTEM_SIM_CLKDIV1_VALUE 0x00040000U
                                                      /* SIM CLKDIV1
/* SIM SOPT1: USBREGEN=0, USBSSTBY=0, USBVSTBY=0, OSC32KSEL=3 */
 #define SYSTEM SIM SOPT1 VALUE 0x000C0000U /* SIM SOPT1
/* SIM SOPT2:
UARTOSRC=0, TPMSRC=2, USBSRC=0, PLLFLLSEL=0, CLKOUTSEL=0, RTCCLKOUTSEL=0 */
 #define SYSTEM SIM SOPT2 VALUE 0x02000000U
                                                      /* SIM SOPT2
* /
#elif (CLOCK SETUP == 3)
 #define DEFAULT_SYSTEM_CLOCK 400000u
                                                      /* Default
System clock value */
 #define MCG MODE
                                  MCG MODE BLPE /* Clock generator
mode */
 /* MCG C1: CLKS=2,FRDIV=3,IREFS=0,IRCLKEN=1,IREFSTEN=0 */
 #define SYSTEM MCG C1 VALUE 0x9AU
                                                      /* MCG C1 */
 /* MCG C2: LOCRE0=0, RANGE0=2, HGO0=0, EREFS0=1, LP=1, IRCS=1 */
 #define SYSTEM MCG C2 VALUE 0x27U
                                                      /* MCG C2 */
 /* MCG C4: DMX32=0,DRST DRS=0,FCTRIM=0,SCFTRIM=0 */
 #define SYSTEM MCG C4 VALUE 0x00U
                                                      /* MCG C4 */
 /* MCG SC: ATME=0, ATMS=0, ATMF=0, FLTPRSRV=0, FCRDIV=1, LOCS0=0 */
 #define SYSTEM MCG SC VALUE 0x02U
                                                      /* MCG SC */
/* MCG C5: PLLCLKEN0=0, PLLSTEN0=0, PRDIV0=0 */
 #define SYSTEM MCG C5 VALUE 0x00U
                                                     /* MCG C5 */
/* MCG C6: LOLIE0=0, PLLS=0, CME0=0, VDIV0=0 */
```

```
#define SYSTEM_MCG C6 VALUE 0x00U
                                                      /* MCG C6 */
/* OSCO CR: ERCLKEN=1, EREFSTEN=0, SC2P=0, SC4P=0, SC8P=0, SC16P=0 */
  #define SYSTEM OSCO CR VALUE 0x80U
                                                      /* OSC0 CR */
/* SMC PMCTRL: RUNM=0,STOPA=0,STOPM=0 */
 #define SYSTEM SMC PMCTRL VALUE 0x00U
                                                      /* SMC PMCTRL
/* SIM CLKDIV1: OUTDIV1=1,OUTDIV4=3 */
  #define SYSTEM_SIM_CLKDIV1_VALUE 0x10030000U
                                                      /* SIM CLKDIV1
/* SIM SOPT1: USBREGEN=0, USBSSTBY=0, USBVSTBY=0, OSC32KSEL=3 */
                                                     /* SIM SOPT1
  #define SYSTEM SIM SOPT1 VALUE 0x000C0000U
/* SIM SOPT2:
UARTOSRC=0, TPMSRC=2, USBSRC=0, PLLFLLSEL=0, CLKOUTSEL=0, RTCCLKOUTSEL=0 */
  #define SYSTEM SIM SOPT2 VALUE 0x02000000U
                                                      /* SIM SOPT2
#elif (CLOCK SETUP == 4)
  #define DEFAULT SYSTEM CLOCK
                                                      /* Default
                                   48000000u
System clock value */
                                    MCG MODE PEE /* Clock generator
 #define MCG MODE
mode */
 /* MCG C1: CLKS=0, FRDIV=3, IREFS=0, IRCLKEN=1, IREFSTEN=0 */
                                                       /* MCG C1 */
  #define SYSTEM MCG C1 VALUE 0x1AU
  /* MCG C2: LOCRE0=0, RANGE0=2, HG00=0, EREFS0=1, LP=0, IRCS=0 */
  #define SYSTEM MCG C2 VALUE 0x24U
                                                       /* MCG C2 */
  /* MCG C4: DMX32=0, DRST DRS=0, FCTRIM=0, SCFTRIM=0 */
                                                      /* MCG C4 */
  #define SYSTEM MCG C4 VALUE 0x00U
  /* MCG SC: ATME=0, ATMS=0, ATMF=0, FLTPRSRV=0, FCRDIV=0, LOCS0=0 */
  #define SYSTEM MCG SC VALUE 0x00U
                                                      /* MCG SC */
/* MCG C5: PLLCLKEN0=0, PLLSTEN0=0, PRDIV0=1 */
  #define SYSTEM MCG C5 VALUE 0x01U
                                                     /* MCG C5 */
/* MCG_C6: LOLIE0=0, PLLS=1, CME0=0, VDIV0=0 */
  #define SYSTEM MCG C6 VALUE 0x40U
                                                      /* MCG C6 */
/* OSCO CR: ERCLKEN=1, EREFSTEN=0, SC2P=0, SC4P=0, SC8P=0, SC16P=0 */
  #define SYSTEM OSCO CR VALUE 0x80U
                                                      /* OSC0 CR */
/* SMC PMCTRL: RUNM=0,STOPA=0,STOPM=0 */
 #define SYSTEM SMC PMCTRL VALUE 0x00U
                                                      /* SMC PMCTRL
/* SIM CLKDIV1: OUTDIV1=1,OUTDIV4=1 */
                                                      /* SIM CLKDIV1
 #define SYSTEM_SIM_CLKDIV1_VALUE 0x10010000U
/* SIM SOPT1: USBREGEN=0, USBSSTBY=0, USBVSTBY=0, OSC32KSEL=3 */
  #define SYSTEM SIM SOPT1 VALUE 0x000C0000U
                                                      /* SIM SOPT1
/* SIM SOPT2:
UARTOSRC=0, TPMSRC=1, USBSRC=0, PLLFLLSEL=1, CLKOUTSEL=0, RTCCLKOUTSEL=0 */
  #define SYSTEM SIM SOPT2 VALUE 0x01010000U
                                                      /* SIM SOPT2
#endif
                                                      /* Default
  #define DEFAULT SYSTEM CLOCK
                                  20971520u
System clock value */
#endif
/**
* @brief System clock frequency (core clock)
 * The system clock frequency supplied to the SysTick timer and the
processor
```

```
* core clock. This variable can be used by the user application to setup
the
* SysTick timer or configure other parameters. It may also be used by
debugger to
* query the frequency of the debug timer or configure the trace clock
speed
* SystemCoreClock is initialized with a correct predefined value.
extern uint32 t SystemCoreClock;
/**
* @brief Setup the microcontroller system.
* Typically this function configures the oscillator (PLL) that is part
* microcontroller device. For systems with variable clock speed it also
* the variable SystemCoreClock. SystemInit is called from startup device
file.
* /
void SystemInit (void);
/**
* @brief Updates the SystemCoreClock variable.
* It must be called whenever the core clock is changed during program
* execution. SystemCoreClockUpdate() evaluates the clock register
settings and calculates
 * the current core clock.
void SystemCoreClockUpdate (void);
#ifdef cplusplus
#endif
#endif /* #if !defined(SYSTEM MKL25Z4 H ) */
**//**
* @file
          core cm4 simd.h
* @brief
          CMSIS Cortex-M4 SIMD Header File
 * @version V3.30
 * @date
          17. February 2014
 * @note
********************
/* Copyright (c) 2009 - 2014 ARM LIMITED
  All rights reserved.
  Redistribution and use in source and binary forms, with or without
  modification, are permitted provided that the following conditions are
met:
  - Redistributions of source code must retain the above copyright
```

- notice, this list of conditions and the following disclaimer.
- Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.

```
- Neither the name of ARM nor the names of its contributors may be
used
    to endorse or promote products derived from this software without
    specific prior written permission.
  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
"AS IS"
  AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
  IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
PURPOSE
  ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS
  LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR
BUSINESS
  INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER
ΤN
  CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
OTHERWISE)
  ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF
  POSSIBILITY OF SUCH DAMAGE.
----*/
#if defined ( __ICCARM___ )
\#pragma system_include /* treat file as system include file for MISRA
check */
#endif
#ifndef __CORE_CM4_SIMD_H
#define CORE CM4 SIMD H
#ifdef __cplusplus
extern "C" {
#endif
/***************************
                Hardware Abstraction Layer
******************
****/
/* ################ Compiler specific Intrinsics
########## */
/** \defgroup CMSIS SIMD intrinsics CMSIS SIMD Intrinsics
 Access to dedicated SIMD instructions
* /
#if defined ( CC ARM ) /*-----RealView Compiler -----
/* ARM armcc specific functions */
```

sadd8

#define SADD8

#define QADD8	qadd8
#define SHADD8	shadd8
#define UADD8	uadd8
#define UQADD8	uqadd8
#define UHADD8	uhadd8
#define SSUB8	ssub8
#define QSUB8	qsub8
#define SHSUB8	shsub8
#define USUB8	usub8
#define UQSUB8	uqsub8
#define UHSUB8	uhsub8
#defineSADD16	sadd16
<pre>#defineQADD16</pre>	qadd16
<pre>#defineSHADD16</pre>	shadd16
<pre>#defineUADD16</pre>	uadd16
<pre>#defineUQADD16</pre>	uqadd16
<pre>#defineUHADD16</pre>	uhadd16
<pre>#defineSSUB16</pre>	ssub16
#defineQSUB16	qsub16
<pre>#defineSHSUB16</pre>	shsub16
#defineUSUB16	usub16
<pre>#defineUQSUB16</pre>	uqsub16
<pre>#defineUHSUB16</pre>	uhsub16
<pre>#defineSASX</pre>	sasx
#defineQASX	qasx
#defineSHASX	shasx
#defineUASX	uasx
#defineUQASX	uqasx
#defineUHASX	uhasx
#defineSSAX	ssax
#defineQSAX	qsax
#defineSHSAX	shsax
#defineUSAX	usax
#defineUQSAX	uqsax
#defineUHSAX	uhsax
#defineUSAD8	usad8
#defineUSADA8 #define SSAT16	usada8
#defineSSAT16 #define USAT16	ssat16
#defineUSAII6 #define UXTB16	usat16 uxtb16
#defineUXTAB16	uxtab16
#defineOXTAB10 #define SXTB16	dxtdb10 sxtb16
#defineSXIBIO #define SXTAB16	sxtb10 sxtab16
#define SMUAD	smuad
#define SMUADX	smada smuadx
#define SMLAD	smlad
#define SMLADX	smladx
#define SMLALD	smlald
#define SMLALDX	smlaldx
#define SMUSD	smusd
#define SMUSDX	smusdx
#define SMLSD	smlsd
#define SMLSDX	smlsdx
#define SMLSLD	smlsld
#define SMLSLDX	smlsldx
#define SEL	sel
#define QADD	—— qadd
#define QSUB	qsub
	 -

```
#define PKHBT(ARG1,ARG2,ARG3)
                                      ( ((((uint32 t)(ARG1))
) & 0x0000FFFFUL) | \
                                         ((((uint32 t)(ARG2)) <<
(ARG3)) & 0xFFFF0000UL)
#define PKHTB(ARG1, ARG2, ARG3)
                                      ( ((((uint32 t)(ARG1))
) & 0xFFFF0000UL) | \
                                        ((((uint32 t)(ARG2)) >>
(ARG3)) & 0x0000FFFFUL) )
#define __SMMLA(ARG1,ARG2,ARG3)
                               ((int32 t)(((int64 t)(ARG1) *
(ARG2)) + \setminus
                                                    ((int64 t)(ARG3) <<
32) ) >> 32))
#elif defined ( GNUC ) /*----- GNU Compiler ------
----*/
/* GNU gcc specific functions */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
 SADD8 (uint32 t op1, uint32 t op2)
 uint32 t result;
  ASM volatile ("sadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
 _QADD8(uint32_t op1, uint32 t op2)
 uint32 t result;
  ASM volatile ("qadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
 attribute ( ( always inline ) ) STATIC INLINE uint32 t
SHADD8 (uint32 t op1, uint32 t op2)
 uint32 t result;
  ASM volatile ("shadd8 %0, %1, %2": "=r" (result): "r" (op1), "r"
(op2));
 return(result);
 attribute ( ( always inline ) ) STATIC INLINE uint32 t
UADD8(uint32 t op1, uint32 t op2)
 uint32 t result;
  ASM volatile ("uadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
```

```
_attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
 UQADD8 (uint32 t op1, uint32 t op2)
 uint32 t result;
  ASM volatile ("uqadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return(result);
 UHADD8 (uint32 t op1, uint32 t op2)
 uint32 t result;
  ASM volatile ("uhadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return(result);
 attribute ( ( always inline ) ) STATIC INLINE uint32 t
 SSUB8 (uint32 t op1, uint32 t op2)
 uint32_t result;
  ASM volatile ("ssub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
__attribute__( ( always_inline ) ) STATIC INLINE uint32 t
 _QSUB8(uint32_t op1, uint32_t op2)
 uint32 t result;
  ASM volatile ("qsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
}
 attribute ( ( always inline ) ) STATIC INLINE uint32 t
 SHSUB8 (uint32 t op1, uint32 t op2)
 uint32 t result;
  ASM volatile ("shsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
           ( ( always inline ) ) STATIC INLINE uint32 t
 attribute
 USUB8 (uint32 t op1, uint32 t op2)
 uint32 t result;
   ASM volatile ("usub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return(result);
```

```
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32 t
 _UQSUB8(uint32_t op1, uint32_t op2)
 uint32_t result;
   ASM volatile ("uqsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
UHSUB8 (uint32 t op1, uint32 t op2)
 uint32 t result;
  ASM volatile ("uhsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
 attribute ( ( always inline ) ) STATIC INLINE uint32 t
 _SADD16(uint32_t op1, uint32_t op2)
 uint32 t result;
  ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
 attribute ( ( always inline ) ) STATIC INLINE uint32 t
 QADD16(uint32 t op1, uint32 t op2)
 uint32 t result;
  ASM volatile ("qadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
 _attribute__( ( always_inline ) ) __STATIC INLINE uint32 t
  SHADD16(uint32 t op1, uint32 t op2)
 uint32 t result;
   ASM volatile ("shadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
 UADD16(uint32_t op1, uint32_t op2)
 uint32 t result;
  ASM volatile ("uadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
```

```
}
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32 t
 _UQADD16(uint32_t op1, uint32_t op2)
 uint32 t result;
   ASM volatile ("uqadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32 t
 UHADD16(uint32 t op1, uint32 t op2)
 uint32_t result;
   ASM volatile ("uhadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
 attribute ( ( always inline ) ) STATIC INLINE uint32 t
 _SSUB16(uint32_t op1, uint32_t op2)
 uint32 t result;
  ASM volatile ("ssub16 %0, %1, %2": "=r" (result): "r" (op1), "r"
(op2));
 return (result);
 attribute ( ( always inline ) ) STATIC INLINE uint32 t
 QSUB16(uint32 t op1, uint32 t op2)
 uint32 t result;
  ASM volatile ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
 _attribute__( ( always_inline ) ) __STATIC INLINE uint32 t
  SHSUB16(uint32_t op1, uint32 t op2)
 uint32_t result;
   ASM volatile ("shsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
 _USUB16(uint32_t op1, uint32_t op2)
 uint32 t result;
  ASM volatile ("usub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return(result);
```

```
}
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32 t
 _UQSUB16(uint32_t op1, uint32_t op2)
 uint32 t result;
   ASM volatile ("uqsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32 t
 UHSUB16(uint32 t op1, uint32 t op2)
 uint32_t result;
   ASM volatile ("uhsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
 SASX(uint32 t op1, uint32 t op2)
 uint32 t result;
  ASM volatile ("sasx %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
 QASX(uint\overline{32} t op1, uint32 t op2)
 uint32 t result;
  _ASM volatile ("qasx %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
  SHASX(uint32 t op1, uint32 t op2)
 uint32_t result;
   ASM volatile ("shasx %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
 UASX(uint32 t op1, uint32 t op2)
 uint32 t result;
  ASM volatile ("uasx %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return(result);
```

```
}
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t _UQASX(uint32_t op1, uint32_t op2)
 uint32 t result;
   ASM volatile ("uqasx %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
 UHASX(uint32 t op1, uint32 t op2)
 uint32_t result;
   ASM volatile ("uhasx %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
 SSAX(uint32 t op1, uint32 t op2)
 uint32 t result;
  ASM volatile ("ssax %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
 QSAX(uint\overline{32} t op1, uint32 t op2)
 uint32 t result;
  _ASM volatile ("qsax %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
  SHSAX(uint32 t op1, uint32 t op2)
 uint32_t result;
   ASM volatile ("shsax %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
 _USAX(uint32_t op1, uint32_t op2)
 uint32 t result;
  ASM volatile ("usax %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return(result);
```

```
}
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t _UQSAX(uint32_t op1, uint32_t op2)
 uint32 t result;
   ASM volatile ("uqsax %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
 UHSAX(uint32 t op1, uint32 t op2)
 uint32_t result;
  ASM volatile ("uhsax %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
USAD8 (uint32 t op1, uint32 t op2)
 uint32 t result;
  ASM volatile ("usad8 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
 _attribute__( ( always inline ) ) STATIC INLINE uint32 t
 USADA8 (uint32 t op1, uint32 t op2, uint32 t op3)
 uint32 t result;
   ASM volatile ("usada8 %0, %1, %2, %3" : "=r" (result) : "r" (op1),
"r" (op2), "r" (op3) );
 return (result);
#define SSAT16(ARG1,ARG2) \
 uint32_t __RES, __ARG1 = (ARG1); \
   _ASM ("ssat16 %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1)
   _RES; \
#define USAT16(ARG1,ARG2) \
                   ARG1 = (ARG1); \setminus
 uint32 t RES,
   _ASM ("usat16 %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" ( ARG1)
);
  __RES; \
})
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
UXTB16(uint32 t op1)
```

```
uint32 t result;
  _ASM volatile ("uxtb16 %0, %1" : "=r" (result) : "r" (op1));
 return(result);
}
 attribute ( ( always inline ) ) STATIC INLINE uint32 t
 UXTAB16(uint32 t op1, uint32 t op2)
 uint32 t result;
  ASM volatile ("uxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return(result);
 attribute ( ( always inline ) ) STATIC INLINE uint32 t
 SXTB16 (uint32 t op1)
 uint32 t result;
  ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 return (result);
}
 attribute ( ( always inline ) ) STATIC INLINE uint32 t
 SXTAB16(uint32 t op1, uint32 t op2)
 uint32 t result;
  ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
 (uint32_t op1, uint32_t op2)
 uint32 t result;
  ASM volatile ("smuad %0, %1, %2": "=r" (result): "r" (op1), "r"
(op2));
 return (result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUADX
(uint32 t op1, uint32 t op2)
 uint32 t result;
  ASM volatile ("smuadx %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
}
 attribute ( ( always inline ) ) STATIC INLINE uint32 t SMLAD
(uint32 t op1, uint32 t op2, uint32 t op3)
{
 uint32 t result;
```

```
ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r"
(op2), "r" (op3) );
 return(result);
 attribute ( ( always inline ) ) STATIC INLINE uint32 t SMLADX
(uint32 t op1, uint32 t op2, uint32 t op3)
 uint32 t result;
   _ASM volatile ("smladx %0, %1, %2, %3" : "=r" (result) : "r" (op1),
"r" (op2), "r" (op3) );
 return(result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint64_t __SMLALD
\overline{\text{(uint32 t op1, uint32 t op2, uint64 t acc)}}
 union llreg u{
   uint32 t w32[2];
   uint64 t w64;
 } llr;
 llr.w64 = acc;
#ifndef ARMEB
                 // Little endian
  ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r"
(\overline{lr}.w32[1]): "r" (op1), "r" (op2), "0" (llr.w32[0]), "1" (llr.w32[1])
);
                   // Big endian
#else
   ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r"
(\overline{1r}.w32[0]): "r" (op1), "r" (op2), "0" (llr.w32[1]), "1" (llr.w32[0])
) ;
#endif
 return(llr.w64);
 (uint32 t op1, uint32 t op2, uint64 t acc)
 union llreg u{
   uint32 t w32[2];
   uint64 t w64;
  } llr;
 llr.w64 = acc;
#ifndef ARMEB // Little endian
   ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r"
(llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1])
);
                   // Big endian
#else
  ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r"
(llr.w32[0]): "r" (op1), "r" (op2), "0" (llr.w32[1]), "1" (llr.w32[0])
);
#endif
 return(llr.w64);
}
```

```
_attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUSD
(uint32 t op1, uint32 t op2)
 uint32 t result;
  ASM volatile ("smusd %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return(result);
 attribute ( ( always inline ) ) STATIC INLINE uint32 t SMUSDX
(uint32 t op1, uint32 t op2)
 uint32 t result;
  ASM volatile ("smusdx %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2) );
 return (result);
 attribute ( ( always inline ) ) STATIC INLINE uint32 t SMLSD
(uint32 t op1, uint32 t op2, uint32 t op3)
 uint32 t result;
   ASM volatile ("smlsd %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r"
(op2), "r" (op3) );
 return (result);
 attribute ( ( always inline ) ) STATIC INLINE uint32 t SMLSDX
(uint32 t op1, uint32 t op2, uint32 t op3)
 uint32 t result;
   ASM volatile ("smlsdx %0, %1, %2, %3" : "=r" (result) : "r" (op1),
"r" (op2), "r" (op3) );
 return(result);
 attribute ( ( always inline ) ) STATIC INLINE uint64 t SMLSLD
(uint32 t op1, uint32 t op2, uint64 t acc)
 union llreg u{
  uint32 t w32[2];
  uint64_t w64;
 } llr;
 llr.w64 = acc;
#ifndef ARMEB // Little endian
   ASM volatile ("smlsld %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r"
(\overline{lr}.w32[1]): "r" (op1), "r" (op2), "0" (llr.w32[0]), "1" (llr.w32[1])
);
#else
                   // Big endian
   ASM volatile ("smlsld %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r"
(11r.w32[0]): "r" (op1), "r" (op2), "0" (llr.w32[1]), "1" (llr.w32[0])
);
#endif
 return(llr.w64);
```

```
}
 _attribute__( ( always_inline ) ) __STATIC_INLINE    uint64_t __SMLSLDX
(uint32 t op1, uint32 t op2, uint64 t acc)
 union llreg u{
   uint32 t w32[2];
   uint64 t w64;
  } llr;
  llr.w64 = acc;
#ifndef __ARMEB__
                  // Little endian
   ASM volatile ("smlsldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r"
(llr.w32[1]): "r" (op1), "r" (op2), "0" (llr.w32[0]), "1" (llr.w32[1])
);
#else
                     // Big endian
   _ASM volatile ("smlsldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r"
(llr.w32[0]): "r" (op1), "r" (op2), "0" (llr.w32[1]), "1" (llr.w32[0])
);
#endif
 return(llr.w64);
}
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SEL
(uint32 t op1, uint32 t op2)
{
 uint32 t result;
   ASM volatile ("sel %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2)
);
 return (result);
__attribute
            _( ( always_inline ) ) __STATIC_INLINE uint32_t
 QADD(uint32 t op1, uint32 t op2)
 uint32_t result;
   ASM volatile ("qadd %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
  _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
 QSUB(uint32_t op1, uint32_t op2)
 uint32 t result;
   ASM volatile ("qsub %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
#define PKHBT(ARG1,ARG2,ARG3) \
 uint32_t __RES, __ARG1 = (ARG1), __ARG2 = (ARG2); \
__ASM ("pkhbt %0, %1, %2, lsl %3" : "=r" (__RES) : "r" (__ARG1), "r"
( ARG2), "I" (ARG3) ); \
  __RES; \
```

```
})
#define PKHTB(ARG1,ARG2,ARG3) \
 uint32 t RES, ARG1 = (ARG1), ARG2 = (ARG2); \
 if (ARG3 == 0) \
    ASM ("pkhtb %0, %1, %2" : "=r" ( RES) : "r" ( ARG1), "r"
( ARG2) ); \
 else \
    ASM ("pkhtb %0, %1, %2, asr %3" : "=r" ( RES) : "r" ( ARG1), "r"
( ARG2), "I" (ARG3) ); \
RES; \
 (int32_t op1, int32_t op2, int32_t op3)
int32 t result;
 ASM volatile ("smmla %0, %1, %2, %3" : "=r" (result): "r" (op1), "r"
(op2), "r" (op3) );
return(result);
}
#elif defined ( ICCARM ) /*----- ICC Compiler -----
----*/
/* IAR iccarm specific functions */
#include <cmsis iar.h>
#elif defined ( TMS470 ) /*----- TI CCS Compiler -----
----*/
/* TI CCS specific functions */
#include <cmsis ccs.h>
#elif defined ( __TASKING__ ) /*---- TASKING Compiler ----
_____*/
/* TASKING carm specific functions */
/* not yet supported */
#elif defined ( __CSMC__ ) /*----- COSMIC Compiler -----
----*/
/* Cosmic specific functions */
#include <cmsis csm.h>
#endif
/*@} end of group CMSIS SIMD intrinsics */
#ifdef __cplusplus
#endif
#endif /* CORE CM4 SIMD H */
/******************************
**//**
```

```
* @file core_cmFunc.h
* @brief CMSIS Cortex-M Core Function Access Header File
 * @version V3.30
          17. February 2014
 * @note
************************
/* Copyright (c) 2009 - 2014 ARM LIMITED
  All rights reserved.
  Redistribution and use in source and binary forms, with or without
  modification, are permitted provided that the following conditions are
   - Redistributions of source code must retain the above copyright
    notice, this list of conditions and the following disclaimer.
   - Redistributions in binary form must reproduce the above copyright
    notice, this list of conditions and the following disclaimer in the
    documentation and/or other materials provided with the distribution.
   - Neither the name of ARM nor the names of its contributors may be
used
    to endorse or promote products derived from this software without
    specific prior written permission.
  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
"AS IS"
  AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
THE
  IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
PURPOSE
  ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS
  LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR
BUSINESS
  INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER
  CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
OTHERWISE)
  ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF
THE
  POSSIBILITY OF SUCH DAMAGE.
____*/
#ifndef CORE CMFUNC H
#define CORE CMFUNC H
/* ####################### Core Function Access
############ */
/** \ingroup CMSIS Core FunctionInterface
   \defgroup CMSIS Core RegAccFunctions CMSIS Core Register Access
Functions
```

@ { */

```
#if defined ( __CC_ARM ) /*-----RealView Compiler -----
----*/
/* ARM armcc specific functions */
#if ( ARMCC VERSION < 400677)</pre>
 #error "Please use ARM Compiler Toolchain V4.0.677 or later!"
#endif
/* intrinsic void __enable_irq();
/* intrinsic void __disable_irq();
/** \brief Get Control Register
    This function returns the content of the Control Register.
                        Control Register value
    \return
 STATIC_INLINE uint32_t __get_CONTROL(void)
 register uint32_t __regControl __ASM("control");
 return( regControl);
}
/** \brief Set Control Register
    This function writes the given value to the Control Register.
    \param [in] control Control Register value to set
 STATIC_INLINE void __set_CONTROL(uint32_t control)
 register uint32 t regControl ASM("control");
 regControl = control;
/** \brief Get IPSR Register
   This function returns the content of the IPSR Register.
    \return
                        IPSR Register value
 STATIC_INLINE uint32_t __get_IPSR(void)
 register uint32_t __regIPSR __ASM("ipsr");
 return(__regIPSR);
/** \brief Get APSR Register
    This function returns the content of the APSR Register.
    \return
                        APSR Register value
 _STATIC_INLINE uint32_t __get_APSR(void)
 register uint32 t _regAPSR __ASM("apsr");
```

```
return(__regAPSR);
}
/** \brief Get xPSR Register
   This function returns the content of the xPSR Register.
   \return
                         xPSR Register value
 STATIC_INLINE uint32_t __get_xPSR(void)
                                    ASM("xpsr");
 register uint32_t __regXPSR
 return( regXPSR);
/** \brief Get Process Stack Pointer
   This function returns the current value of the Process Stack Pointer
(PSP).
                         PSP Register value
   \return
 STATIC_INLINE uint32_t __get_PSP(void)
 register uint32 t regProcessStackPointer ASM("psp");
 return(__regProcessStackPointer);
/** \brief Set Process Stack Pointer
   This function assigns the given value to the Process Stack Pointer
(PSP).
   \param [in]
                 topOfProcStack Process Stack Pointer value to set
 STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 register uint32 t regProcessStackPointer ASM("psp");
  regProcessStackPointer = topOfProcStack;
/** \brief Get Main Stack Pointer
   This function returns the current value of the Main Stack Pointer
(MSP).
                        MSP Register value
   \return
 STATIC_INLINE uint32_t __get_MSP(void)
 register uint32_t __regMainStackPointer __ASM("msp");
 return( regMainStackPointer);
}
/** \brief Set Main Stack Pointer
```

```
This function assigns the given value to the Main Stack Pointer
(MSP).
   \param [in] topOfMainStack Main Stack Pointer value to set
 STATIC INLINE void set MSP(uint32 t topOfMainStack)
 register uint32_t __regMainStackPointer __ASM("msp");
 __regMainStackPointer = topOfMainStack;
/** \brief Get Priority Mask
   This function returns the current state of the priority mask bit from
the Priority Mask Register.
                         Priority Mask value
   \return
 _STATIC_INLINE uint32_t __get_PRIMASK(void)
 register uint32_t __regPriMask __ASM("primask");
 return( regPriMask);
}
/** \brief Set Priority Mask
   This function assigns the given value to the Priority Mask Register.
    \param [in]
                 priMask Priority Mask
 _STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 register uint32_t __regPriMask __ASM("primask");
 _{\rm regPriMask} = (priMask);
        ( CORTEX M \geq 0x03)
#if
/** \brief Enable FIQ
   This function enables FIQ interrupts by clearing the F-bit in the
CPSR.
   Can only be executed in Privileged modes.
                                        __enable fiq
#define __enable_fault_irq
/** \brief Disable FIQ
   This function disables FIQ interrupts by setting the F-bit in the
CPSR.
   Can only be executed in Privileged modes.
                                       __disable fiq
#define disable fault irq
```

```
/** \brief Get Base Priority
   This function returns the current value of the Base Priority
register.
                         Base Priority register value
   \return
 STATIC_INLINE uint32_t __get_BASEPRI(void)
 register uint32_t __regBasePri __ASM("basepri");
 return(__regBasePri);
/** \brief Set Base Priority
   This function assigns the given value to the Base Priority register.
                 basePri Base Priority value to set
    \param [in]
 STATIC INLINE void set BASEPRI (uint32 t basePri)
                                        __ASM("basepri");
 register uint32 t regBasePri
 _{\rm regBasePri} = (basePri & 0xff);
/** \brief Get Fault Mask
   This function returns the current value of the Fault Mask register.
   \return
                         Fault Mask register value
*/
 STATIC_INLINE uint32_t __get_FAULTMASK(void)
 register uint32_t __regFaultMask __ASM("faultmask");
 return(__regFaultMask);
}
/** \brief Set Fault Mask
   This function assigns the given value to the Fault Mask register.
                 faultMask Fault Mask value to set
 STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 register uint32_t __regFaultMask
                                         ASM("faultmask");
  __regFaultMask = (faultMask & (uint32_t)1);
\#endif /* ( CORTEX M >= 0x03) */
#if
        ( CORTEX M == 0 \times 04)
/** \brief Get FPSCR
```

This function returns the current value of the Floating Point Status/Control register.

```
Floating Point Status/Control register value
   \return
 STATIC INLINE uint32 t get FPSCR(void)
#if ( FPU PRESENT == 1) && ( FPU USED == 1)
 register uint32_t __regfpscr __ASM("fpscr");
 return(__regfpscr);
#else
  return(0);
#endif
/** \brief Set FPSCR
   This function assigns the given value to the Floating Point
Status/Control register.
                fpscr Floating Point Status/Control value to set
   \param [in]
 _STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
#if ( FPU PRESENT == 1) && ( <math>FPU USED == 1)
 register uint32 t regfpscr ASM("fpscr");
  regfpscr = (fpscr);
#endif
\#endif /* ( CORTEX M == 0x04) */
#elif defined ( GNUC ) /*----- GNU Compiler ------
----*/
/* GNU gcc specific functions */
/** \brief Enable IRQ Interrupts
 This function enables IRQ interrupts by clearing the I-bit in the CPSR.
 Can only be executed in Privileged modes.
__attribute__( ( always_inline ) ) __STATIC INLINE void
 _enable_irq(void)
   _ASM volatile ("cpsie i" : : : "memory");
/** \brief Disable IRQ Interrupts
 This function disables IRQ interrupts by setting the I-bit in the CPSR.
 Can only be executed in Privileged modes.
__attribute__( ( always_inline ) ) __STATIC INLINE void
disable irq(void)
 \_ASM volatile ("cpsid i" : : : "memory");
```

```
/** \brief Get Control Register
   This function returns the content of the Control Register.
   \return
                        Control Register value
 get CONTROL(void)
 uint32 t result;
  ASM volatile ("MRS %0, control" : "=r" (result) );
 return(result);
}
/** \brief Set Control Register
   This function writes the given value to the Control Register.
   \param [in] control Control Register value to set
 _attribute__( ( always_inline ) ) __STATIC_INLINE void
 _set_CONTROL(uint32_t control)
 __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
/** \brief Get IPSR Register
   This function returns the content of the IPSR Register.
                        IPSR Register value
   \return
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
 _get_IPSR(void)
 uint32 t result;
  ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 return (result);
/** \brief Get APSR Register
   This function returns the content of the APSR Register.
   \return
                        APSR Register value
 attribute ( ( always inline ) ) STATIC INLINE uint32 t
 _get_APSR(void)
 uint32 t result;
  ASM volatile ("MRS %0, apsr" : "=r" (result) );
 return(result);
```

```
}
/** \brief Get xPSR Register
    This function returns the content of the xPSR Register.
                          xPSR Register value
    \return
 attribute ( ( always inline ) ) STATIC INLINE uint32 t
 _get_xPSR(void)
 uint32 t result;
  ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 return(result);
}
/** \brief Get Process Stack Pointer
    This function returns the current value of the Process Stack Pointer
(PSP).
                          PSP Register value
    \return
 attribute ( ( always inline ) ) STATIC INLINE uint32 t
_get_PSP(void)
 register uint32 t result;
  ASM volatile ("MRS %0, psp\n" : "=r" (result) );
 return(result);
/** \brief Set Process Stack Pointer
   This function assigns the given value to the Process Stack Pointer
(PSP).
    \param [in] topOfProcStack Process Stack Pointer value to set
 _attribute__( ( always_inline ) ) __STATIC_INLINE void
____, , arways_inline ) )
__set_PSP(uint32_t topOfProcStack)
{
   _ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
/** \brief Get Main Stack Pointer
   This function returns the current value of the Main Stack Pointer
(MSP).
                          MSP Register value
   \return
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
 get MSP(void)
```

```
register uint32 t result;
   ASM volatile ("MRS %0, msp\n" : "=r" (result) );
 return (result);
/** \brief Set Main Stack Pointer
   This function assigns the given value to the Main Stack Pointer
(MSP).
    \param [in]
                 topOfMainStack Main Stack Pointer value to set
__attribute__( ( always_inline ) ) __STATIC_INLINE void
 _set_MSP(uint32 t topOfMainStack)
   ASM volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) : "sp");
/** \brief Get Priority Mask
   This function returns the current state of the priority mask bit from
the Priority Mask Register.
                        Priority Mask value
    \return
 attribute ( ( always inline ) ) STATIC INLINE uint32 t
 _get_PRIMASK(void)
 uint32 t result;
  ASM volatile ("MRS %0, primask" : "=r" (result) );
 return(result);
}
/** \brief Set Priority Mask
   This function assigns the given value to the Priority Mask Register.
                 priMask Priority Mask
    \param [in]
 _attribute__( ( always_inline ) ) __STATIC_INLINE void
_set_PRIMASK(uint32_t priMask)
   ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
          ( CORTEX M \geq 0x03)
#if
/** \brief Enable FIO
   This function enables FIQ interrupts by clearing the F-bit in the
   Can only be executed in Privileged modes.
```

```
__attribute__( ( always_inline ) ) __STATIC_INLINE void
 _enable_fault_irq(void)
  __ASM volatile ("cpsie f" : : : "memory");
/** \brief Disable FIO
   This function disables FIQ interrupts by setting the F-bit in the
CPSR.
   Can only be executed in Privileged modes.
 attribute ( ( always inline ) ) STATIC INLINE void
 _disable_fault_irq(void)
  _ASM volatile ("cpsid f" : : : "memory");
/** \brief Get Base Priority
   This function returns the current value of the Base Priority
register.
   \return
                         Base Priority register value
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
 get BASEPRI(void)
 uint32 t result;
   ASM volatile ("MRS %0, basepri max" : "=r" (result) );
 return(result);
}
/** \brief Set Base Priority
   This function assigns the given value to the Base Priority register.
                 basePri Base Priority value to set
    \param [in]
 _attribute__( ( always_inline ) ) __STATIC_INLINE void
__set_BASEPRI(uint32_t value)
   _ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
/** \brief Get Fault Mask
    This function returns the current value of the Fault Mask register.
    \return
                          Fault Mask register value
 attribute ( ( always inline ) ) STATIC INLINE uint32 t
 get FAULTMASK (void)
 uint32 t result;
```

```
ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 return(result);
/** \brief Set Fault Mask
    This function assigns the given value to the Fault Mask register.
                 faultMask Fault Mask value to set
    \param [in]
__attribute__( ( always_inline ) ) __STATIC_INLINE void
 set FAULTMASK(uint32 t faultMask)
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
\#endif /* ( CORTEX M >= 0x03) */
#if
         ( CORTEX M == 0 \times 04)
/** \brief Get FPSCR
   This function returns the current value of the Floating Point
Status/Control register.
                          Floating Point Status/Control register value
    \return
 attribute ( ( always inline ) ) STATIC INLINE uint32 t
 _get_FPSCR(void)
#if ( FPU PRESENT == 1) && ( FPU USED == 1)
 uint32 t result;
 /* Empty asm statement works as a scheduling barrier */
  __ASM volatile ("");
  __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
  ASM volatile ("");
 return (result);
#else
  return(0);
#endif
/** \brief Set FPSCR
    This function assigns the given value to the Floating Point
Status/Control register.
                 fpscr Floating Point Status/Control value to set
   \param [in]
__attribute__( ( always_inline ) ) __STATIC INLINE void
 _set_FPSCR(uint32 t fpscr)
#if ( FPU PRESENT == 1) && ( FPU USED == 1)
 /* Empty asm statement works as a scheduling barrier */
  ASM volatile ("");
```

```
__ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc");
  ASM volatile ("");
#endif
\#endif /* ( CORTEX M == 0x04) */
#elif defined ( __ICCARM__ ) /*----- ICC Compiler -----
____*/
/* IAR iccarm specific functions */
#include <cmsis iar.h>
#elif defined ( TMS470 ) /*---- TI CCS Compiler -----
----*/
/* TI CCS specific functions */
#include <cmsis ccs.h>
#elif defined ( TASKING ) /*---- TASKING Compiler ----
/* TASKING carm specific functions */
* The CMSIS functions have been implemented as intrinsics in the
compiler.
* Please use "carm -?i" to get an up to date list of all intrinsics,
 * Including the CMSIS ones.
 */
#elif defined ( __CSMC__ ) /*----- COSMIC Compiler ------
____*/
/* Cosmic specific functions */
#include <cmsis_csm.h>
#endif
/*@} end of CMSIS Core RegAccFunctions */
#endif /* CORE CMFUNC H */
**//**
* @file
* @file core_cmInstr.h
* @brief CMSIS Cortex-M Core Instruction Access Header File
 * @version V3.30
 * @date
        17. February 2014
* @note
*******************
****/
/* Copyright (c) 2009 - 2014 ARM LIMITED
  All rights reserved.
  Redistribution and use in source and binary forms, with or without
  modification, are permitted provided that the following conditions are
met:
  - Redistributions of source code must retain the above copyright
```

- notice, this list of conditions and the following disclaimer.
- Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
- Neither the name of ARM nor the names of its contributors may be used

to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"

AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE

IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE

ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS

LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS

INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN

CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)

ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE

```
POSSIBILITY OF SUCH DAMAGE.
----*/
#ifndef __CORE_CMINSTR_H
#define CORE CMINSTR H
/* ####################### Core Instruction Access
########### */
/** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction
Interface
 Access to dedicated instructions
 @ {
* /
   defined ( __CC_ARM ) /*-----RealView Compiler -----
----*/
/* ARM armcc specific functions */
#if ( ARMCC VERSION < 400677)
 #error "Please use ARM Compiler Toolchain V4.0.677 or later!"
#endif
/** \brief No Operation
   No Operation does nothing. This instruction can be used for code
```

nop

alignment purposes.

#define NOP

```
Wait For Interrupt is a hint instruction that suspends execution
   until one of a number of events occurs.
                                          __wfi
#define WFI
/** \brief Wait For Event
    Wait For Event is a hint instruction that permits the processor to
enter
   a low-power state until one of a number of events occurs.
#define __WFE
                                          __wfe
/** \brief Send Event
    Send Event is a hint instruction. It causes an event to be signaled
to the CPU.
*/
#define SEV
                                          __sev
/** \brief Instruction Synchronization Barrier
    Instruction Synchronization Barrier flushes the pipeline in the
processor,
    so that all instructions following the ISB are fetched from cache or
   memory, after the instruction has been completed.
#define ISB()
                                          isb(0xF)
/** \brief Data Synchronization Barrier
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this
instruction complete.
 */
#define DSB()
                                          dsb(0xF)
/** \brief Data Memory Barrier
    This function ensures the apparent order of the explicit memory
    and after the instruction, without ensuring their completion.
#define DMB()
                                          dmb(0xF)
/** \brief Reverse byte order (32 bit)
    This function reverses the byte order in integer value.
    \param [in] value Value to reverse
    \return
                         Reversed value
```

/** \brief Wait For Interrupt

```
*/
#define REV
                                        __rev
/** \brief Reverse byte order (16 bit)
   This function reverses the byte order in two unsigned short values.
   \param [in]
                value Value to reverse
   \return
                        Reversed value
#ifndef NO EMBEDDED ASM
 REV16(uint32 t value)
 rev16 r0, r0
 bx lr
#endif
/** \brief Reverse byte order in signed short value
   This function reverses the byte order in a signed short value with
sign extension to integer.
   \param [in]
                value Value to reverse
   \return
                        Reversed value
#ifndef NO EMBEDDED ASM
 attribute ((section(".revsh text"))) STATIC INLINE ASM int32 t
 REVSH(int32 t value)
 revsh r0, r0
 bx lr
#endif
/** \brief Rotate Right in unsigned value (32 bit)
   This function Rotate Right (immediate) provides the value of the
contents of a register rotated by a variable number of bits.
                value Value to rotate value Number of Bits to rotate
   \param [in]
    \param [in]
                        Rotated value
   \return
#define ROR
                                        ror
/** \brief Breakpoint
   This function causes the processor to enter Debug state.
   Debug tools can use this to investigate system state when the
instruction at a particular address is reached.
                  value is ignored by the processor.
   \param [in]
                  If required, a debugger can use it to store additional
information about the breakpoint.
*/
```

```
#define BKPT(value)
                                           breakpoint(value)
#if
        ( CORTEX M \geq 0x03)
/** \brief Reverse bit order of value
   This function reverses the bit order of the given value.
    \param [in] value Value to reverse
   \return
                         Reversed value
                                         __rbit
#define RBIT
/** \brief LDR Exclusive (8 bit)
   This function performs a exclusive LDR command for 8 bit value.
    \param [in] ptr Pointer to data
   \return
                      value of type uint8 t at (*ptr)
#define LDREXB(ptr)
                                         ((uint8 t ) ldrex(ptr))
/** \brief LDR Exclusive (16 bit)
   This function performs a exclusive LDR command for 16 bit values.
   \param [in] ptr Pointer to data
                 value of type uint16 t at (*ptr)
   \return
#define LDREXH(ptr)
                                         ((uint16 t) ldrex(ptr))
/** \brief LDR Exclusive (32 bit)
   This function performs a exclusive LDR command for 32 bit values.
    \param [in] ptr Pointer to data
   \return
                 value of type uint32 t at (*ptr)
                                         ((uint32_t ) __ldrex(ptr))
#define LDREXW(ptr)
/** \brief STR Exclusive (8 bit)
   This function performs a exclusive STR command for 8 bit values.
   \param [in] value Value to store
   \param [in] ptr Pointer to location
\return 0 Function succeeded
                   1 Function failed
    \return
                                         __strex(value, ptr)
#define STREXB(value, ptr)
/** \brief STR Exclusive (16 bit)
   This function performs a exclusive STR command for 16 bit values.
```

```
\param [in] value Value to store
    \param [in] ptr Pointer to location \return 0 Function succeeded
    \return
                     1 Function failed
                                         __strex(value, ptr)
#define STREXH(value, ptr)
/** \brief STR Exclusive (32 bit)
    This function performs a exclusive STR command for 32 bit values.
    \param [in] value Value to store
    \param [in] ptr Pointer to location
    \return
                   0 Function succeeded
    \return
                    1 Function failed
#define STREXW(value, ptr)
                                           strex(value, ptr)
/** \brief Remove the exclusive lock
    This function removes the exclusive lock which is created by LDREX.
* /
#define _ CLREX
                                           clrex
/** \brief Signed Saturate
    This function saturates a signed value.
    \param [in] value Value to be saturated
    \param [in] sat Bit position to saturate to (1..32)
                        Saturated value
    \return
* /
                                           __ssat
#define __SSAT
/** \brief Unsigned Saturate
    This function saturates an unsigned value.
    \param [in] value Value to be saturated
\param [in] sat Bit position to saturate to (0..31)
                       Saturated value
    \return
                                           __usat
#define USAT
/** \brief Count leading zeros
    This function counts the number of leading zeros of a data value.
    \param [in] value Value to count the leading zeros
    \return number of leading zeros in value
* /
                                           __clz
#define CLZ
```

```
\#endif /* ( CORTEX M >= 0x03) */
#elif defined ( GNUC ) /*----- GNU Compiler ------
----*/
/* GNU gcc specific functions */
/* Define macros for porting to both thumb1 and thumb2.
 * For thumb1, use low register (r0-r7), specified by constrant "l"
* Otherwise, use general registers, specified by constrant "r" */
#if defined (__thumb__) && !defined (__thumb2__)
#define __CMSIS_GCC_OUT_REG(r) "=1" (r)
#define __CMSIS_GCC_USE_REG(r) "1" (r)
#else
#define __CMSIS_GCC_OUT_REG(r) "=r" (r)
#define __CMSIS_GCC_USE REG(r) "r" (r)
#endif
/** \brief No Operation
   No Operation does nothing. This instruction can be used for code
alignment purposes.
 __ASM volatile ("nop");
/** \brief Wait For Interrupt
   Wait For Interrupt is a hint instruction that suspends execution
   until one of a number of events occurs.
 _attribute__( ( always_inline ) ) __STATIC_INLINE void WFI(void)
 __ASM volatile ("wfi");
/** \brief Wait For Event
   Wait For Event is a hint instruction that permits the processor to
enter
   a low-power state until one of a number of events occurs.
 _attribute__( ( always_inline ) ) __STATIC_INLINE void __WFE(void)
 __ASM volatile ("wfe");
/** \brief Send Event
   Send Event is a hint instruction. It causes an event to be signaled
to the CPU.
* /
_attribute__( ( always_inline ) ) __STATIC_INLINE void __SEV(void)
 ASM volatile ("sev");
```

```
}
/** \brief Instruction Synchronization Barrier
   Instruction Synchronization Barrier flushes the pipeline in the
   so that all instructions following the ISB are fetched from cache or
   memory, after the instruction has been completed.
 _attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
 __ASM volatile ("isb");
/** \brief Data Synchronization Barrier
   This function acts as a special kind of Data Memory Barrier.
   It completes when all explicit memory accesses before this
instruction complete.
 __ASM volatile ("dsb");
/** \brief Data Memory Barrier
   This function ensures the apparent order of the explicit memory
   and after the instruction, without ensuring their completion.
 attribute ( ( always inline ) ) STATIC INLINE void DMB(void)
 __ASM volatile ("dmb");
/** \brief Reverse byte order (32 bit)
   This function reverses the byte order in integer value.
   \param [in]
                value Value to reverse
   \return
                        Reversed value
 attribute ((always inline)) STATIC INLINE uint32 t
 REV(uint32 t value)
\#if ( GNUC > 4) || ( GNUC == 4 && GNUC MINOR >= 5)
 return __builtin_bswap32(value);
#else
 uint32 t result;
   ASM volatile ("rev %0, %1": CMSIS GCC OUT REG (result):
 CMSIS GCC USE REG (value) );
 return (result);
#endif
}
```

```
/** \brief Reverse byte order (16 bit)
   This function reverses the byte order in two unsigned short values.
   \param [in] value Value to reverse
                        Reversed value
   \return
 attribute ( ( always inline ) ) STATIC INLINE uint32 t
 REV16(uint32 t value)
 uint32 t result;
  ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) :
 CMSIS GCC USE REG (value) );
 return(result);
/** \brief Reverse byte order in signed short value
   This function reverses the byte order in a signed short value with
sign extension to integer.
   \param [in]
                 value Value to reverse
   \return
                         Reversed value
 attribute ( ( always inline ) ) STATIC INLINE int32 t
REVSH(int32 t value)
#if ( GNUC > 4) || ( GNUC == 4 && GNUC MINOR >= 8)
 return (short) __builtin_bswap16(value);
#else
 uint32_t result;
   _ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) :
 CMSIS GCC USE REG (value) );
 return (result);
#endif
/** \brief Rotate Right in unsigned value (32 bit)
   This function Rotate Right (immediate) provides the value of the
contents of a register rotated by a variable number of bits.
    \param [in]
                 value Value to rotate
                 value Number of Bits to rotate
    \param [in]
                         Rotated value
   \return
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
 ROR (uint32 t op1, uint32 t op2)
 return (op1 >> op2) | (op1 << (32 - op2));
}
/** \brief Breakpoint
```

This function causes the processor to enter Debug state.

Debug tools can use this to investigate system state when the instruction at a particular address is reached.

```
value is ignored by the processor.
    \param [in]
                    If required, a debugger can use it to store additional
information about the breakpoint.
#define ___BKPT(value)
"#value)
                                              ASM volatile ("bkpt
#if
          ( CORTEX M \geq 0x03)
/** \brief Reverse bit order of value
    This function reverses the bit order of the given value.
    \param [in] value Value to reverse
    \return
                          Reversed value
  attribute ( ( always inline ) ) STATIC INLINE uint32 t
 RBIT (uint32 t value)
 uint32 t result;
    ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
   return(result);
}
/** \brief LDR Exclusive (8 bit)
    This function performs a exclusive LDR command for 8 bit value.
    \param [in] ptr Pointer to data
    \return
                         value of type uint8 t at (*ptr)
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t
 LDREXB (volatile uint8 t *addr)
{
    uint32 t result;
#if (_GNUC__ > 4) || (_GNUC__ == 4 && _GNUC_MINOR__ >= 8)
__ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
#else
    /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
      accepted by assembler. So has to use following less efficient
pattern.
    ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) :
"memory" );
#endif
   return ((uint8 t) result); /* Add explicit type cast here */
/** \brief LDR Exclusive (16 bit)
```

```
This function performs a exclusive LDR command for 16 bit values.
    \param [in] ptr Pointer to data
    \return
                 value of type uint16 t at (*ptr)
 attribute ( ( always inline ) ) STATIC INLINE uint16 t
 LDREXH (volatile uint16 t *addr)
    uint32 t result;
#if (_GNUC__ > 4) || (_GNUC__ == 4 && _GNUC_MINOR__ >= 8)
   _ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
#else
    /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
      accepted by assembler. So has to use following less efficient
pattern.
    ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) :
"memory");
#endif
  return ((uint16 t) result); /* Add explicit type cast here */
/** \brief LDR Exclusive (32 bit)
    This function performs a exclusive LDR command for 32 bit values.
    \param [in] ptr Pointer to data
                  value of type uint32 t at (*ptr)
    \return
 LDREXW(volatile uint32 t *addr)
    uint32_t result;
    ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
  return(result);
}
/** \brief STR Exclusive (8 bit)
    This function performs a exclusive STR command for 8 bit values.
    \param [in] value Value to store
    \param [in] ptr Pointer to location
                   0 Function succeeded
    \return
    \return
                   1 Function failed
 attribute ( ( always inline ) ) STATIC INLINE uint32 t
  STREXB(uint8 t value, volatile uint8 t *addr)
  uint32 t result;
    ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) :
"r" ((uint32 t)value) );
  return (result);
}
```

```
/** \brief STR Exclusive (16 bit)
   This function performs a exclusive STR command for 16 bit values.
   \param [in] value Value to store
   \param [in]
                 ptr Pointer to location
                   0 Function succeeded
   \return
   \return
                    1 Function failed
 _attribute__( ( always_inline ) ) __STATIC INLINE uint32 t
 STREXH(uint16 t value, volatile uint16 t *addr)
  uint32 t result;
    ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) :
"r" ((uint32 t)value) );
  return(result);
/** \brief STR Exclusive (32 bit)
   This function performs a exclusive STR command for 32 bit values.
   \param [in] value Value to store
   \param [in] ptr Pointer to location
                   0 Function succeeded
    \return
                    1 Function failed
   \return
 attribute__( ( always inline ) ) STATIC INLINE uint32 t
 _STREXW(uint32_t value, volatile uint32 t *addr)
  uint32 t result;
    ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) :
"r" (value) );
  return(result);
/** \brief Remove the exclusive lock
   This function removes the exclusive lock which is created by LDREX.
* /
 attribute__( ( always_inline ) ) __STATIC_INLINE void __CLREX(void)
   ASM volatile ("clrex" ::: "memory");
/** \brief Signed Saturate
   This function saturates a signed value.
    \param [in] value Value to be saturated
    \param [in] sat Bit position to saturate to (1..32)
   \return
                      Saturated value
```

```
#define SSAT(ARG1,ARG2) \
 uint32 t RES,
                 ARG1 = (ARG1); \setminus
 __ASM ("ssat %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) );
  RES; \
 })
/** \brief Unsigned Saturate
   This function saturates an unsigned value.
   \param [in] value Value to be saturated
   \param [in] sat Bit position to saturate to (0..31)
   \return
                     Saturated value
#define USAT(ARG1,ARG2) \
 uint32 t RES,
                 ARG1 = (ARG1); \setminus
  __ASM ("usat %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) );
   RES; \
 })
/** \brief Count leading zeros
   This function counts the number of leading zeros of a data value.
   \param [in] value Value to count the leading zeros
                     number of leading zeros in value
 attribute ( ( always inline ) ) STATIC INLINE uint8 t CLZ(uint32 t
value)
 uint32 t result;
  _ASM volatile ("clz \$0, \$1" : "=r" (result) : "r" (value) );
  return ((uint8_t) result);    /* Add explicit type cast here */
\#endif /* ( CORTEX M >= 0x03) */
#elif defined ( __ICCARM__ ) /*----- ICC Compiler ------
/* IAR iccarm specific functions */
#include <cmsis iar.h>
#elif defined ( TMS470 ) /*----- TI CCS Compiler -----
----*/
/* TI CCS specific functions */
#include <cmsis ccs.h>
#elif defined ( TASKING ) /*----- TASKING Compiler ----
----*/
/* TASKING carm specific functions */
```

```
^{\star} The CMSIS functions have been implemented as intrinsics in the
compiler.
 * Please use "carm -?i" to get an up to date list of all intrinsics,
* Including the CMSIS ones.
*/
#elif defined ( __CSMC__ ) /*----- COSMIC Compiler ------
_____*/
/* Cosmic specific functions */
#include <cmsis csm.h>
#endif
/*@}*/ /* end of group CMSIS Core InstructionInterface */
#endif /* CORE CMINSTR H */
/****************************
**//**
 * @file
          core cm0plus.h
* @brief
           CMSIS Cortex-M0+ Core Peripheral Access Layer Header File
* @version V3.30
          24. February 2014
 * @note
********************
/* Copyright (c) 2009 - 2014 ARM LIMITED
  All rights reserved.
  Redistribution and use in source and binary forms, with or without
  modification, are permitted provided that the following conditions are
met:
```

- Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
- Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
- Neither the name of ARM nor the names of its contributors may be used

to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"

AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE

IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE

ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE

LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR SINESS

INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN

```
OTHERWISE)
  ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF
  POSSIBILITY OF SUCH DAMAGE.
  ______
----*/
#if defined ( ICCARM
if defined ( __ICCARM__ )
#pragma system_include /* treat file as system include file for MISRA
check */
#endif
#ifndef __CORE_CMOPLUS_H_GENERIC
#define CORE CMOPLUS H GENERIC
#ifdef cplusplus
extern "C" {
#endif
/** \page CMSIS MISRA Exceptions MISRA-C:2004 Compliance Exceptions
 CMSIS violates the following MISRA-C:2004 rules:
  \li Required Rule 8.5, object/function definition in header file.<br>
    Function definitions in header files are used to allow 'inlining'.
  \li Required Rule 18.4, declaration of union type or object of union
type: '{...}'.<br>
    Unions are used for effective representation of core registers.
  \li Advisory Rule 19.7, Function-like macro defined.<br>
    Function-like macros are used to allow more efficient code.
/****************************
*****
                CMSIS definitions
******************
****/
/** \ingroup Cortex-M0+
 @ {
/* CMSIS CMOP definitions */
#define CMOPLUS CMSIS VERSION MAIN (0x03)
/*!< [31:16] CMSIS HAL main version */
#define CMOPLUS CMSIS VERSION SUB (0x20)
/*!< [15:0] CMSIS HAL sub version
                                 */
                                (( CMOPLUS CMSIS_VERSION_MAIN <<
#define CMOPLUS CMSIS VERSION
16) | \
                                  ___CM0PLUS_CMSIS_VERSION_SUB)
*/
/*!< CMSIS HAL version number
#define CORTEX M
                             (0x00)
/*!< Cortex-M Core
                                  * /
```

CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR

```
#if defined ( __CC_ARM )
 #define ASM
/*!< asm keyword for ARM Compiler
 #define __INLINE __inline
/*!< inline keyword for ARM Compiler</pre>
 #define STATIC INLINE static inline
#elif defined ( __GNUC__ )
   #define __ASM
/*!< asm keyword for GNU Compiler</pre>
                                          */
 #define __INLINE inline
/*!< inline keyword for GNU Compiler</pre>
                                          */
  #define STATIC INLINE static inline
#elif defined ( __ICCARM__ )
  #define ASM
/*!< asm keyword for IAR Compiler
 #define INLINE inline
/*!< inline keyword for IAR Compiler. Only available in High optimization
mode! */
  #define STATIC INLINE static inline
#elif defined ( __TMS470___ )
  #define ASM
/*!< asm keyword for TI CCS Compiler</pre>
  #define STATIC INLINE static inline
#elif defined ( __TASKING__ )
    #define __ASM ___asm
/*!< asm keyword for TASKING Compiler</pre>
  #define INLINE inline
/*!< inline keyword for TASKING Compiler
  #define __STATIC_INLINE static inline
#elif defined ( CSMC ) /* Cosmic */
 #define __packed #define __ASM
                                                                   /*!<
                           asm
asm keyword for COSMIC Compiler
 #define __INLINE inline
/*use -pc99 on compile line !< inline keyword for COSMIC Compiler */
 #define STATIC INLINE static inline
#endif
/** FPU USED indicates whether an FPU is used or not. This core does
not support an FPU at all
#define __FPU_USED 0
#if defined ( __CC_ARM )
  #if defined __TARGET_FPU_VFP
   #warning "Compiler generates FPU instructions for a device without an
FPU (check __FPU_PRESENT)"
  #endif
#elif defined ( __GNUC__
  #if defined (__VFP_FP__) && !defined(__SOFTFP__)
    #warning "Compiler generates FPU instructions for a device without an
FPU (check FPU PRESENT)"
  #endif
```

```
#elif defined ( __ICCARM__ )
  #if defined __ARMVFP__
   #warning "Compiler generates FPU instructions for a device without an
FPU (check FPU PRESENT)"
  #endif
#elif defined ( TMS470 )
  #if defined \overline{\text{TI}} VFP \overline{\text{SUPPORT}}
    #warning "Compiler generates FPU instructions for a device without an
FPU (check FPU PRESENT)"
  #endif
#elif defined ( __TASKING__ )
  #if defined __FPU_VFP__
   #error "Compiler generates FPU instructions for a device without an
FPU (check __FPU_PRESENT)"
  #endif
#elif defined ( \_CSMC\_ ) /* Cosmic */ #if ( \_CSMC\_ & 0x400) // FPU present for parser
   #error "Compiler generates FPU instructions for a device without an
FPU (check FPU PRESENT)"
  #endif
#endif
#include <stdint.h>
                                  /* standard types definitions
                                          /* Core Instruction Access
#include <core cmInstr.h>
                                          /* Core Function Access
#include <core cmFunc.h>
#endif /* CORE CMOPLUS H GENERIC */
#ifndef CMSIS GENERIC
#ifndef __CORE_CMOPLUS_H_DEPENDANT
#define CORE CMOPLUS H DEPENDANT
/* check device defines and use defaults */
#if defined CHECK DEVICE DEFINES
  #ifndef __CMOPLUS REV
    #define __CM0PLUS_REV 0x0000  
#warning "__CM0PLUS_REV not defined in device header file; using
default!"
  #endif
  #ifndef __MPU_PRESENT
    #define MPU PRESENT
    #warning " MPU PRESENT not defined in device header file; using
default!"
  #endif
  #ifndef __VTOR_PRESENT
    #define ___VTOR_PRESENT
                                       0
    #warning "__VTOR_PRESENT not defined in device header file; using
default!"
  #endif
```

```
#ifndef __NVIC_PRIO_BITS
    #define __NVIC_PRIO BITS
                                    2
    #warning "__NVIC_PRIO_BITS not defined in device header file; using
default!"
  #endif
  #ifndef __Vendor SysTickConfig
    #define Vendor SysTickConfig
    #warning "__Vendor_SysTickConfig not defined in device header file;
using default!"
  #endif
#endif
/* IO definitions (access restrictions to peripheral registers) */
   \defgroup CMSIS glob defs CMSIS Global Defines
    <strong>IO Type Qualifiers</strong> are used
    \li to specify the access to peripheral variables.
    \li for automatic generation of peripheral register debug
information.
* /
#ifdef _cplusplus
  #define __I volatile
                                     /*!< Defines 'read only'</pre>
permissions
#define __I volatile const /*!< Defines 'read only'
permissions */</pre>
#else
#endif
#define __O volatile permissions */
                                     /*!< Defines 'write only'</pre>
                  */
#define __IO volatile
                                     /*!< Defines 'read / write'</pre>
permissions
/*@} end of group Cortex-M0+ */
/******************************
*****
                 Register Abstraction
 Core Register contain:
 - Core Register
 - Core NVIC Register
  - Core SCB Register
  - Core SysTick Register
  - Core MPU Register
*******************
****/
/** \defgroup CMSIS core register Defines and Type Definitions
   \brief Type definitions and defines for Cortex-M processor based
devices.
* /
/** \ingroup CMSIS core register
    \defgroup CMSIS CORE Status and Control Registers
    \brief Core Register type definitions.
  @ {
 */
```

```
/** \brief Union type to access the Application Program Status Register
(APSR).
typedef union
 struct
 {
#if ( CORTEX M != 0x04)
 uint32_t _reserved0:27;
                                       /*!< bit: 0..26 Reserved
#else
                                        /*!< bit: 0..15 Reserved
   uint32 t reserved0:16;
   uint32 t GE:4;
                                       /*!< bit: 16..19 Greater than
                     * /
or Equal flags
   uint32_t _reserved1:7;
                                       /*!< bit: 20..26 Reserved
#endif
                                        /*!< bit: 27 Saturation</pre>
   uint32 t Q:1;
condition flag
                       * /
   uint32 t V:1;
                                        /*!< bit:
                                                      28 Overflow
                         */
condition code flag
   uint32 t C:1;
                                        /*!< bit:
                                                      29 Carry
condition code flag
                                        /*!< bit:
   uint32 t Z:1;
                                                      30 Zero condition
code flag
   uint32 t N:1;
                                        /*!< bit:
                                                      31 Negative
condition code flag
                        */
                                        /*!< Structure used for bit
 } b;
                       */
access
 uint32 t w;
                                        /*!< Type used for word
                       * /
access
} APSR Type;
/** \brief Union type to access the Interrupt Program Status Register
(IPSR).
* /
typedef union
 struct
  uint32 t ISR:9;
                                       /*!< bit: 0.. 8 Exception
number
                                       /*!< bit: 9..31 Reserved
  uint32_t _reserved0:23;
                                        /*!< Structure used for bit
 } b;
access
                                        /*!< Type used for word
 uint32_t w;
                       */
access
} IPSR Type;
/** \brief Union type to access the Special-Purpose Program Status
Registers (xPSR).
*/
typedef union
 struct
```

```
/*!< bit: 0.. 8 Exception
   uint32 t ISR:9;
number
#if (\underline{\phantom{a}}CORTEX_M != 0x04)
  uint32 t reserved0:15;
                                        /*!< bit: 9..23 Reserved
* /
#else
   uint32 t reserved0:7;
                                        /*!< bit: 9..15 Reserved
   uint32 t GE:4;
                                       /*!< bit: 16..19 Greater than
or Equal flags
   uint32_t _reserved1:4;
                                        /*!< bit: 20..23 Reserved
#endif
   uint32_t T:1;
                                                      24 Thumb bit
                                        /*!< bit:
(read 0)
   uint32_t IT:2;
                                        /*!< bit: 25..26 saved IT state
(read 0)
   uint32 t Q:1;
                                                      27 Saturation
                                        /*!< bit:
                        * /
condition flag
   uint32 t V:1;
                                        /*!< bit:
                                                      28 Overflow
                        * /
condition code flag
                                                      29 Carry
   uint32 t C:1;
                                        /*!< bit:
                            */
condition code flag
                                        /*!< bit:
   uint32 t Z:1;
                                                      30 Zero condition
code flag
   uint32 t N:1;
                                        /*!< bit: 31 Negative
                        */
condition code flag
 } b;
                                        /*!< Structure used for bit
                        */
access
uint32 t w;
                                        /*!< Type used for word
                        * /
access
} xPSR Type;
/** \brief Union type to access the Control Registers (CONTROL).
typedef union
 struct
   uint32 t nPRIV:1;
                                       /*!< bit: 0 Execution</pre>
privilege in Thread mode */
   uint32 t SPSEL:1;
                                        /*!< bit: 1 Stack to be
                                        /*!< bit: 2 FP extension</pre>
   uint32_t FPCA:1;
active flag
                                        /*!< bit: 3..31 Reserved
   uint32_t _reserved0:29;
 } b;
                                        /*!< Structure used for bit
                        * /
access
 uint32 t w;
                                        /*! < Type used for word
                       */
access
} CONTROL Type;
/*@} end of group CMSIS CORE */
/** \ingroup CMSIS core register
    \defgroup CMSIS NVIC Nested Vectored Interrupt Controller (NVIC)
```

```
Type definitions for the NVIC Registers
   \brief
 @ {
*/
/** \brief Structure type to access the Nested Vectored Interrupt
Controller (NVIC).
* /
typedef struct
  IO uint32 t ISER[1];
                                        /*!< Offset: 0x000 (R/W)
Interrupt Set Enable Register
    uint32_t RESERVED0[31];
                                       /*!< Offset: 0x080 (R/W)
   IO uint32 t ICER[1];
Interrupt Clear Enable Register
      uint32 t RSERVED1[31];
   IO uint32 t ISPR[1];
                                       /*!< Offset: 0x100 (R/W)
Interrupt Set Pending Register
                                        */
     uint32 t RESERVED2[31];
   IO uint32 t ICPR[1];
                                       /*!< Offset: 0x180 (R/W)
Interrupt Clear Pending Register
      uint32 t RESERVED3[31];
      uint32 t RESERVED4[64];
                                       /*!< Offset: 0x300 (R/W)
   IO uint32 t IP[8];
Interrupt Priority Register
NVIC_Type;
/*@} end of group CMSIS NVIC */
/** \ingroup CMSIS core register
    \defgroup CMSIS SCB System Control Block (SCB)
    \brief Type definitions for the System Control Block Registers
 @ {
/**\ \brief Structure type to access the System Control Block (SCB).
typedef struct
  I uint32 t CPUID;
                                       /*! < Offset: 0x000 (R/) CPUID
Base Register
                                               * /
 IO uint32 t ICSR;
                                       /*!< Offset: 0x004 (R/W)
Interrupt Control and State Register
#if (__VTOR_PRESENT == 1)
__IO uint32_t VTOR;
                                       /*!< Offset: 0x008 (R/W) Vector
Table Offset Register
                                              * /
#else
      uint32 t RESERVED0;
#endif
  IO uint32 t AIRCR;
                                       /*! < Offset: 0x00C (R/W)
Application Interrupt and Reset Control Register
                                                    * /
 __IO uint32_t SCR;
                                       /*! < Offset: 0x010 (R/W) System
Control Register
                                              * /
  __IO uint32_t CCR;
                                        /*!< Offset: 0x014 (R/W)
Configuration Control Register
                                                     * /
     uint32 t RESERVED1;
                                       /*! < Offset: 0x01C (R/W) System
   IO uint32 t SHP[2];
Handlers Priority Registers. [0] is RESERVED */
                                 /*! < Offset: 0x024 (R/W) System
  IO uint32 t SHCSR;
Handler Control and State Register
                                              * /
```

```
} SCB_Type;
/* SCB CPUID Register Definitions */
#define SCB_CPUID_IMPLEMENTER_Pos
/*!< SCB CPUID: IMPLEMENTER Position */</pre>
#define SCB CPUID IMPLEMENTER Msk
                                          (0xFFUL <<
SCB_CPUID_IMPLEMENTER_Pos) /*! < SCB_CPUID: IMPLEMENTER Mask */
#define SCB CPUID VARIANT Pos
/*! < SCB CPUID: VARIANT Position */
#define SCB_CPUID_VARIANT_Msk
                                           (0xFUL <<
SCB_CPUID_VARIANT Pos)
                                    /*! < SCB CPUID: VARIANT Mask */
#define SCB CPUID ARCHITECTURE Pos
/*!< SCB CPUID: ARCHITECTURE Position */</pre>
#define SCB CPUID ARCHITECTURE_Msk
                                          (0xFUL <<
SCB_CPUID_ARCHITECTURE_Pos)
                               /*! < SCB CPUID: ARCHITECTURE Mask */
#define SCB CPUID PARTNO Pos
/*!< SCB CPUID: PARTNO Position */</pre>
                                           (0xFFFUL <<
#define SCB CPUID PARTNO Msk
SCB CPUID PARTNO Pos)
                                  /*! < SCB CPUID: PARTNO Mask */
#define SCB CPUID REVISION Pos
/*!< SCB CPUID: REVISION Position */</pre>
#define SCB_CPUID_REVISION_Msk
                                           (0xFUL <<
                                    /*! < SCB CPUID: REVISION Mask */
SCB CPUID REVISION Pos)
/* SCB Interrupt Control State Register Definitions */
#define SCB ICSR NMIPENDSET Pos
/*! < SCB ICSR: NMIPENDSET Position */
#define SCB_ICSR_NMIPENDSET_Msk
                                          (1UL <<
SCB ICSR NMIPENDSET Pos)
                                      /*!< SCB ICSR: NMIPENDSET Mask */</pre>
#define SCB ICSR PENDSVSET Pos
                                           28
/*!< SCB ICSR: PENDSVSET Position */</pre>
#define SCB_ICSR_PENDSVSET_Msk
                                           (1UL <<
                                     /*!< SCB ICSR: PENDSVSET Mask */
SCB_ICSR_PENDSVSET_Pos)
#define SCB ICSR PENDSVCLR Pos
                                           27
/*!< SCB ICSR: PENDSVCLR Position */</pre>
#define SCB ICSR PENDSVCLR Msk
                                           (1UL <<
SCB ICSR PENDSVCLR Pos)
                                      /*!< SCB ICSR: PENDSVCLR Mask */</pre>
#define SCB ICSR PENDSTSET Pos
                                           26
/*!< SCB ICSR: PENDSTSET Position */</pre>
#define SCB_ICSR_PENDSTSET_Msk
                                           (1UL <<
                                      /*! < SCB ICSR: PENDSTSET Mask */
SCB ICSR PENDSTSET Pos)
#define SCB ICSR PENDSTCLR Pos
                                           25
/*!< SCB ICSR: PENDSTCLR Position */</pre>
#define SCB_ICSR_PENDSTCLR_Msk
                                     (1UL << /r>
/*!< SCB ICSR: PENDSTCLR Mask */
                                           (1UL <<
SCB ICSR PENDSTCLR Pos)
#define SCB ICSR ISRPREEMPT Pos
                                           23
/*! < SCB ICSR: ISRPREEMPT Position */
#define SCB ICSR ISRPREEMPT Msk
                                          (1UL <<
                                     /*!< SCB ICSR: ISRPREEMPT Mask */</pre>
SCB ICSR ISRPREEMPT Pos)
```

```
#define SCB ICSR ISRPENDING Pos
                                          22
/*! < SCB ICSR: ISRPENDING Position */
/*! SCB ICSR: ISKPENDING TOUL #define SCB_ICSR_ISRPENDING_Msk (1UL << /r>
#define SCB_ICSR_ISRPENDING_Msk (1UL << /r>
#define SCB_ICSR_ISRPENDING Msk */
SCB_ICSR_ISRPENDING_Pos)
#define SCB ICSR VECTPENDING Pos
                                          12
/*! < SCB ICSR: VECTPENDING Position */
#define SCB ICSR VECTPENDING Msk
                                          (0x1FFUL <<
                           /*!< SCB ICSR: VECTPENDING Mask */
SCB ICSR VECTPENDING Pos)
#define SCB ICSR VECTACTIVE Pos
/*!< SCB ICSR: VECTACTIVE Position */</pre>
#if ( VTOR PRESENT == 1)
/* SCB Interrupt Control State Register Definitions */
#define SCB VTOR TBLOFF Pos
/*! < SCB VTOR: TBLOFF Position */
#define SCB VTOR TBLOFF Msk
/*! SCB VTOR: IBLOIT 1. #define SCB_VTOR_TBLOFF_Msk (UXFFFFF DOS) /*! SCB VTOR: TBLOFF Mask */
SCB_VTOR_TBLOFF_Pos)
/* SCB Application Interrupt and Reset Control Register Definitions */
#define SCB AIRCR VECTKEY Pos
/*!< SCB AIRCR: VECTKEY Position */</pre>
#define SCB AIRCR VECTKEY Msk
                                           (0xFFFFUL <<
SCB AIRCR VECTKEY Pos)
                                 /*!< SCB AIRCR: VECTKEY Mask */</pre>
                                          16
#define SCB AIRCR VECTKEYSTAT Pos
/*! < SCB AIRCR: VECTKEYSTAT Position */
#define SCB AIRCR VECTKEYSTAT Msk
                                          (0xFFFFUL <<
SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB_AIRCR: VECTKEYSTAT_Mask */
#define SCB AIRCR ENDIANESS Pos
                                          15
/*! SCB AIRCR: ENDIANESS_Msk (1UL << /r>
#define SCB_AIRCR_ENDIANESS_Msk (1UL << /r>
/*! SCB AIRCR: ENDIANESS Mask */
/*! < SCB AIRCR: ENDIANESS Position */
#define SCB AIRCR SYSRESETREQ Pos
/*!< SCB AIRCR: SYSRESETREQ Position */</pre>
#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB AIRCR SYSRESETREQ Pos) /*!< SCB AIRCR: SYSRESETREQ Mask
* /
#define SCB_AIRCR_VECTCLRACTIVE_Pos
/*!< SCB AIRCR: VECTCLRACTIVE Position */</pre>
/* SCB System Control Register Definitions */
#define SCB SCR SEVONPEND Pos
/*!< SCB SCR: SEVONPEND Position */</pre>
#define SCB SCR SEVONPEND Msk
                                         (1UL << SCB SCR SEVONPEND Pos)
/*! < SCB SCR: SEVONPEND Mask */
#define SCB SCR SLEEPDEEP Pos
/*!< SCB SCR: SLEEPDEEP Position */</pre>
```

```
#define SCB SCR SLEEPDEEP Msk
                                         (1UL << SCB SCR SLEEPDEEP Pos)
/*! < SCB SCR: SLEEPDEEP Mask */
#define SCB SCR SLEEPONEXIT Pos
/*!< SCB SCR: SLEEPONEXIT Position */</pre>
#define SCB SCR SLEEPONEXIT Msk
                                          (1UL <<
                                      /*!< SCB SCR: SLEEPONEXIT Mask */</pre>
SCB SCR SLEEPONEXIT Pos)
/* SCB Configuration Control Register Definitions */
#define SCB CCR STKALIGN Pos
/*! < SCB CCR: STKALIGN Position */
#define SCB CCR STKALIGN Msk
                                         (1UL << SCB CCR STKALIGN Pos)
/*!< SCB CCR: STKALIGN Mask */</pre>
#define SCB CCR UNALIGN TRP Pos
                                           3
/*!< SCB CCR: UNALIGN TRP Position */</pre>
#define SCB CCR UNALIGN TRP_Msk
                                           (1UL <<
SCB CCR UNALIGN TRP Pos)
                                      /*! < SCB CCR: UNALIGN TRP Mask */
/* SCB System Handler Control and State Register Definitions */
#define SCB SHCSR SVCALLPENDED Pos
/*!< SCB SHCSR: SVCALLPENDED Position */</pre>
#define SCB_SHCSR_SVCALLPENDED_Msk (1UL <</pre>
SCB SHCSR SVCALLPENDED Pos)
                                      /*! < SCB SHCSR: SVCALLPENDED Mask
/*@} end of group CMSIS SCB */
/** \ingroup CMSIS core register
    \defgroup CMSIS SysTick System Tick Timer (SysTick)
    \brief Type definitions for the System Timer Registers.
 @ {
/** \brief Structure type to access the System Timer (SysTick).
typedef struct
   IO uint32 t CTRL;
                                        /*!< Offset: 0x000 (R/W)
SysTick Control and Status Register */
  IO uint32 t LOAD;
                                        /*!< Offset: 0x004 (R/W)
SysTick Reload Value Register */
   IO uint32 t VAL;
                                        /*!< Offset: 0x008 (R/W)
SysTick Current Value Register */
__I uint32_t CALIB;
SysTick Calibration Register */
                                        /*!< Offset: 0x00C (R/)
} SysTick Type;
/* SysTick Control / Status Register Definitions */
#define SysTick CTRL COUNTFLAG Pos 16
/*!< SysTick CTRL: COUNTFLAG Position */</pre>
                                          (1UL <<
#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick CTRL COUNTFLAG Pos) /*!< SysTick CTRL: COUNTFLAG Mask
* /
#define SysTick CTRL CLKSOURCE Pos
/*!< SysTick CTRL: CLKSOURCE Position */</pre>
```

```
#define SysTick CTRL TICKINT Pos
/*!< SysTick CTRL: TICKINT Position */
#define SysTick CTRL_TICKINT_Msk
                                      (1UL <<
                                   /*! < SysTick CTRL: TICKINT Mask */
SysTick CTRL TICKINT Pos)
#define SysTick CTRL ENABLE Pos
/*!< SysTick CTRL: ENABLE Position */</pre>
#define SysTick CTRL ENABLE Msk
                                        (1UL <<
SysTick CTRL ENABLE Pos)
                                     /*!< SysTick CTRL: ENABLE Mask */</pre>
/* SysTick Reload Register Definitions */
#define SysTick LOAD RELOAD Pos
/*!< SysTick LOAD: RELOAD Position */</pre>
#define SysTick LOAD RELOAD Msk
                                        (0xFFFFFFUL <<
SysTick LOAD RELOAD Pos) /*!< SysTick LOAD: RELOAD Mask */
/* SysTick Current Register Definitions */
#define SysTick VAL CURRENT Pos
/*!< SysTick VAL: CURRENT Position */</pre>
#define SysTick_VAL_CURRENT Msk
                                        (0xfffffful <<
SysTick_VAL_CURRENT_Pos) /*!< SysTick VAL: CURRENT Mask */
/* SysTick Calibration Register Definitions */
#define SysTick CALIB NOREF Pos
/*!< SysTick CALIB: NOREF Position */</pre>
#define SysTick_CALIB_NOREF_Msk
                                        (1UL <<
                                    /*!< SysTick CALIB: NOREF Mask */</pre>
SysTick CALIB NOREF Pos)
#define SysTick CALIB SKEW Pos
                                        30
/*!< SysTick CALIB: SKEW Position */</pre>
                                        (1UL <<
#define SysTick CALIB SKEW Msk
                                   /*!< SysTick CALIB: SKEW Mask */
SysTick CALIB SKEW Pos)
#define SysTick_CALIB_TENMS_Pos
/*!< SysTick CALIB: TENMS Position */</pre>
#define SysTick_CALIB_TENMS Msk (0xffffffful <<</pre>
SysTick VAL CURRENT Pos) /*! < SysTick CALIB: TENMS Mask */
/*@} end of group CMSIS SysTick */
#if (__MPU_PRESENT == 1)
/** \ingroup CMSIS_core_register
   \defgroup CMSIS MPU Memory Protection Unit (MPU)
   \brief Type definitions for the Memory Protection Unit (MPU)
 @ {
*/
/** \brief Structure type to access the Memory Protection Unit (MPU).
*/
typedef struct
  I uint32 t TYPE;
                                      /*!< Offset: 0x000 (R/ ) MPU
                                       */
Type Register
IO uint32 t CTRL;
                                      /*! < Offset: 0x004 (R/W) MPU
Control Register
```

```
/*!< Offset: 0x008 (R/W) MPU
  __IO uint32_t RNR;
Region RNRber Register
                                         * /
                                       /*!< Offset: 0x00C (R/W) MPU</pre>
__IO uint32_t RBAR;
Region Base Address Register
__IO uint32_t RASR;
                                         * /
                                       /*!< Offset: 0x010 (R/W) MPU
Region Attribute and Size Register
} MPU Type;
/* MPU Type Register */
#define MPU TYPE IREGION Pos
                                         16
/*! MPU TYPE: IKEGION TOOL #define MPU TYPE IREGION Msk (Uxfful < //r/>
/*! MPU TYPE: IREGION Mask */
/*! < MPU TYPE: IREGION Position */
MPU TYPE IREGION Pos)
#define MPU TYPE DREGION Pos
/*!< MPU TYPE: DREGION Position */</pre>
#define MPU TYPE DREGION Msk
                                         (0xFFUL <<
MPU TYPE DREGION Pos)
                                  /*!< MPU TYPE: DREGION Mask */</pre>
#define MPU TYPE SEPARATE Pos
/*!< MPU TYPE: SEPARATE Position */</pre>
#define MPU TYPE SEPARATE Msk
                                         (1UL << MPU TYPE SEPARATE Pos)
/*! < MPU TYPE: SEPARATE Mask */
/* MPU Control Register */
#define MPU CTRL PRIVDEFENA Pos
/*!< MPU CTRL: PRIVDEFENA Position */
MPU CTRL PRIVDEFENA Pos)
#define MPU CTRL HFNMIENA Pos
                                           1
/*! < MPU CTRL: HFNMIENA Position */
#define MPU CTRL HFNMIENA Msk
                                          (1UL << MPU CTRL HFNMIENA Pos)
/*! < MPU CTRL: HFNMIENA Mask */
#define MPU CTRL ENABLE Pos
                                           0
/*!< MPU CTRL: ENABLE Position */</pre>
#define MPU_CTRL_ENABLE_Msk
                                         (1UL << MPU CTRL ENABLE Pos)
/*!< MPU CTRL: ENABLE Mask */</pre>
/* MPU Region Number Register */
#define MPU RNR REGION Pos
/*! < MPU RNR: REGION Position */
#define MPU RNR REGION Msk
                                         (0xFFUL << MPU RNR REGION Pos)
/*! < MPU RNR: REGION Mask */
/* MPU Region Base Address Register */
#define MPU RBAR ADDR Pos
/*!< MPU RBAR: ADDR Position */
#define MPU RBAR ADDR Msk
                                         (0xFFFFFFUL <<
                           /*!< MPU RBAR: ADDR Mask */
MPU RBAR ADDR_Pos)
#define MPU RBAR VALID_Pos
/*!< MPU RBAR: VALID Position */</pre>
#define MPU RBAR VALID Msk
                                        (1UL << MPU RBAR VALID Pos)
/*! < MPU RBAR: VALID Mask */
#define MPU RBAR REGION Pos
/*!< MPU RBAR: REGION Position */</pre>
```

```
#define MPU RBAR REGION Msk
                                           (0xFUL << MPU RBAR REGION Pos)
/*! < MPU RBAR: REGION Mask */
/* MPU Region Attribute and Size Register */
#define MPU RASR ATTRS Pos
/*!< MPU RASR: MPU Region Attribute field Position */
#define MPU RASR ATTRS Msk
                                           (0xFFFFUL <<
                                 /*! < MPU RASR: MPU Region Attribute
MPU RASR ATTRS Pos)
field Mask */
#define MPU RASR XN Pos
                                            2.8
/*!< MPU RASR: ATTRS.XN Position */</pre>
#define MPU RASR XN Msk
                                            (1UL << MPU RASR XN Pos)
/*!< MPU RASR: ATTRS.XN Mask */</pre>
#define MPU RASR AP Pos
                                            24
/*!< MPU RASR: ATTRS.AP Position */</pre>
#define MPU RASR AP Msk
                                            (0x7UL << MPU RASR AP Pos)
/*! < MPU RASR: ATTRS.AP Mask */
#define MPU RASR TEX Pos
                                            19
/*!< MPU RASR: ATTRS.TEX Position */</pre>
#define MPU RASR TEX Msk
                                           (0x7UL << MPU RASR TEX Pos)
/*! < MPU RASR: ATTRS.TEX Mask */
#define MPU RASR S Pos
                                            18
/*!< MPU RASR: ATTRS.S Position */</pre>
#define MPU RASR S Msk
                                           (1UL << MPU RASR S Pos)
/*! < MPU RASR: ATTRS.S Mask */
#define MPU RASR C Pos
                                            17
/*! < MPU RASR: ATTRS.C Position */
#define MPU RASR C Msk
                                            (1UL << MPU RASR C Pos)
/*! < MPU RASR: ATTRS.C Mask */
#define MPU RASR B Pos
                                            16
/*!< MPU RASR: ATTRS.B Position */</pre>
#define MPU RASR B Msk
                                           (1UL << MPU RASR B Pos)
/*!< MPU RASR: ATTRS.B Mask */</pre>
#define MPU RASR SRD Pos
/*!< MPU RASR: Sub-Region Disable Position */</pre>
#define MPU RASR SRD Msk
                                            (0xFFUL << MPU RASR SRD Pos)
/*!< MPU RASR: Sub-Region Disable Mask */</pre>
#define MPU RASR SIZE Pos
/*! < MPU RASR: Region Size Field Position */
#define MPU RASR SIZE Msk
                                            (0x1FUL << MPU RASR SIZE Pos)
/*!< MPU RASR: Region Size Field Mask */</pre>
#define MPU RASR ENABLE Pos
/*! < MPU RASR: Region enable bit Position */
#define MPU RASR ENABLE Msk
                                           (1UL << MPU RASR ENABLE Pos)
/*! < MPU RASR: Region enable bit Disable Mask */
/*@} end of group CMSIS MPU */
#endif
/** \ingroup CMSIS core register
```

```
\defgroup CMSIS CoreDebug Core Debug Registers (CoreDebug)
   \brief Cortex-M0+ Core Debug Registers (DCB registers, SHCSR,
and DFSR)
             are only accessible over DAP and not via processor.
Therefore
             they are not covered by the Cortex-MO header file.
 @ {
 */
/*@} end of group CMSIS CoreDebug */
/** \ingroup CMSIS_core_register
   \defgroup CMSIS_core_base Core Definitions
   \brief Definitions for base addresses, unions, and structures.
 @ {
*/
/* Memory mapping of Cortex-M0+ Hardware */
#define SCS BASE (0xE000E000UL)
/*!< System Control Space Base Address */</pre>
#define SysTick BASE (SCS_BASE + 0x0010UL)
/*!< SysTick Base Address
                                 * /
#define NVIC_BASE (SCS_BASE + 0x0100UL)
/*!< System Control Block Base Address */</pre>
#define SCB
                        ((SCB_Type
                                             SCB BASE )
/*!< SCB configuration struct
                                  * /
                        ((SysTick Type
#define SysTick
                                             SysTick BASE )
/*!< SysTick configuration struct */</pre>
#define NVIC
                        ((NVIC_Type
                                             NVIC BASE
/*!< NVIC configuration struct</pre>
#if ( MPU PRESENT == 1)
                        (SCS BASE + 0 \times 0 D90 UL)
 #define MPU BASE
/*! < Memory Protection Unit
                                  */
 #define MPU
                        ((MPU_Type
                                      *)
                                           MPU BASE )
/*!< Memory Protection Unit
#endif
/*@} */
/*****************************
              Hardware Abstraction Layer
 Core Function Interface contains:
 - Core NVIC Functions
 - Core SysTick Functions
 - Core Register Access Functions
*****************
/** \defgroup CMSIS Core FunctionInterface Functions and Instructions
Reference
* /
```

```
/* ################# NVIC functions
############## */
/** \ingroup CMSIS_Core_FunctionInterface
   \defgroup CMSIS Core NVICFunctions NVIC Functions
              Functions that manage interrupts and exceptions via the
NVIC.
  @ {
 */
/* Interrupt Priorities are WORD accessible only under ARMv6M
* /
/* The following MACROS handle generation of the register offset and byte
masks */
#define BIT SHIFT(IRQn)
                          (((uint32 t)(IRQn))
0x03) * 8)
                              (((((uint32 t)(IRQn) & 0x0F)-8) >>
#define _SHP_IDX(IRQn)
2) )
#define _IP_IDX(IRQn)
                               ((uint32 t)(IRQn)
                                                               >>
2) )
/** \brief Enable External Interrupt
    The function enables a device-specific interrupt in the NVIC
interrupt controller.
    \param [in] IRQn External interrupt number. Value cannot be
negative.
 STATIC INLINE void NVIC EnableIRQ(IRQn Type IRQn)
 NVIC \rightarrow ISER[0] = (1 \ll ((uint32 t)(IRQn) \& 0x1F));
}
/** \brief Disable External Interrupt
    The function disables a device-specific interrupt in the NVIC
interrupt controller.
   \param [in] IRQn External interrupt number. Value cannot be
negative.
 * /
 STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
 NVIC \rightarrow ICER[0] = (1 \ll ((uint32 t)(IRQn) \& 0x1F));
/** \brief Get Pending Interrupt
    The function reads the pending register in the NVIC and returns the
pending bit
    for the specified interrupt.
    \param [in] IRQn Interrupt number.
    \return
                       O Interrupt status is not pending.
                       1 Interrupt status is pending.
    \return
```

```
STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
 return((uint32 t) ((NVIC->ISPR[0] & (1 << ((uint32 t)(IRQn) &
0x1F)))?1:0));
}
/** \brief Set Pending Interrupt
    The function sets the pending bit of an external interrupt.
    \param [in]
                     IRQn Interrupt number. Value cannot be negative.
  STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
 NVIC - > ISPR[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
}
/** \brief Clear Pending Interrupt
    The function clears the pending bit of an external interrupt.
    \param [in]
                     IRQn External interrupt number. Value cannot be
negative.
 * /
  STATIC INLINE void NVIC ClearPendingIRQ(IRQn Type IRQn)
 NVIC \rightarrow ICPR[0] = (1 << ((uint32 t) (IRQn) & 0x1F)); /* Clear pending
interrupt */
/** \brief Set Interrupt Priority
    The function sets the priority of an interrupt.
    \note The priority cannot be set for every core interrupt.
                     IRQn Interrupt number.
    \param [in]
    \param [in] priority Priority to set.
  STATIC INLINE void NVIC SetPriority (IRQn Type IRQn, uint32 t priority)
  if(IRQn < 0) {
    SCB-SHP[SHPIDX(IRQn)] = (SCB-SHP[SHPIDX(IRQn)] & \sim (0xFF << 0xFF)
_BIT_SHIFT(IRQn))) |
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) <<
BIT SHIFT(IRQn)); }
 else {
    NVIC \rightarrow IP[IPIDX(IRQn)] = (NVIC \rightarrow IP[IPIDX(IRQn)] & \sim (0xFF <<
_BIT_SHIFT(IRQn))) |
        (((priority << (8 - NVIC PRIO BITS)) & 0xFF) <<
BIT SHIFT(IRQn)); }
/** \brief Get Interrupt Priority
```

The function reads the priority of an interrupt. The interrupt number can be positive to specify an external (device specific) interrupt, or negative to specify an internal (core) interrupt.

```
\param [in] IRQn Interrupt number.
    \return
                       Interrupt Priority. Value is aligned
automatically to the implemented
                       priority bits of the microcontroller.
 STATIC INLINE uint32 t NVIC GetPriority(IRQn Type IRQn)
  if(IRQn < 0) {
   return((uint32 t)(((SCB->SHP[ SHP IDX(IRQn)] >> BIT SHIFT(IRQn) ) &
0xFF) >> (8 - __NVIC_PRIO_BITS))); } /* get priority for Cortex-M0
system interrupts */
 else {
   \texttt{return((uint32\_t)(((NVIC->IP[ \_IP\_IDX(IRQn)] >> \_BIT\_SHIFT(IRQn) ) \& }
0xFF) >> (8 - NVIC PRIO BITS)));  } /* get priority for device specific
interrupts */
/** \brief System Reset
   The function initiates a system reset request to reset the MCU.
 STATIC INLINE void NVIC SystemReset (void)
                                                             /* Ensure
    DSB();
all outstanding memory accesses included
buffered write are completed before reset */
 SCB->AIRCR = ((0x5FA << SCB AIRCR VECTKEY Pos)
                SCB AIRCR SYSRESETREQ Msk);
   DSB();
                                                             /* Ensure
completion of memory access */
 while (1);
                                                             /* wait
until reset */
/*@} end of CMSIS Core NVICFunctions */
/* ############################## SysTick function
/** \ingroup CMSIS Core FunctionInterface
   \defgroup CMSIS Core SysTickFunctions SysTick Functions
              Functions that configure the System.
    \brief
 @ {
 */
#if ( Vendor SysTickConfig == 0)
/** \brief System Tick Configuration
    The function initializes the System Timer and its interrupt, and
```

starts the System Tick Timer.

```
\param [in] ticks Number of ticks between two interrupts.
   \return
                   0 Function succeeded.
                   1 Function failed.
   \return
            When the variable <b> Vendor SysTickConfig</b> is set to
1, then the
   function <b>SysTick Config</b> is not included. In this case, the
file <b><i>device</i>.h</b>
   must contain a vendor-specific implementation of this function.
 STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
                                                         /* Reload
 if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk) return (1);
value impossible */
 SysTick->LOAD = ticks - 1;
                                                          /* set
reload register */
 NVIC_SetPriority (SysTick_IRQn, (1<<_ NVIC PRIO BITS) - 1);</pre>
                                                         /* set
Priority for Systick Interrupt */
 SysTick->VAL
               = 0;
                                                          /* Load
the SysTick Counter Value */
 SysTick->CTRL = SysTick CTRL CLKSOURCE Msk |
                 SysTick CTRL TICKINT Msk
                 SysTick CTRL ENABLE Msk;
                                                          /* Enable
SysTick IRQ and SysTick Timer */
 return (0);
Function successful */
#endif
/*@} end of CMSIS Core SysTickFunctions */
#endif /* CORE CMOPLUS H DEPENDANT */
#ifdef cplusplus
#endif
#endif /* CMSIS GENERIC */
/****************************
**//**
* @file
          core cm4.h
* @brief
          CMSIS Cortex-M4 Core Peripheral Access Layer Header File
* @version V3.30
         24. February 2014
* @date
 * @note
*****************
****/
/* Copyright (c) 2009 - 2014 ARM LIMITED
```

Counter is in free running mode to generate periodic interrupts.

All rights reserved.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

- Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
- Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
- Neither the name of ARM nor the names of its contributors may be used

to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"

AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,

IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE

ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE

LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS

INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN

CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)

ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE

POSSIBILITY OF SUCH DAMAGE.

```
#if defined ( __ICCARM__ )
#pragma system_include /* treat file as system include file for MISRA
check */
#endif

#ifndef __CORE_CM4_H_GENERIC
#define __CORE_CM4_H_GENERIC

#ifdef __cplusplus
extern "C" {
#endif
```

- /** \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions
 CMSIS violates the following MISRA-C:2004 rules:
 - \li Required Rule 8.5, object/function definition in header file.
Function definitions in header files are used to allow 'inlining'.
- \li Required Rule 18.4, declaration of union type or object of union type: $'\{...\}'.<$ br>

Unions are used for effective representation of core registers.

```
\li Advisory Rule 19.7, Function-like macro defined.<br>
    Function-like macros are used to allow more efficient code.
/***************************
                 CMSIS definitions
*****************
/** \ingroup Cortex M4
@ {
* /
/* CMSIS CM4 definitions */
#define CM4 CMSIS VERSION MAIN (0x03)
/*! < [31:16] CMSIS HAL main version */
#define CM4 CMSIS VERSION SUB (0x20)
/*!< [15:0] CMSIS HAL sub version */
\#define \__CM4\_CMSIS\_VERSION ((__CM4_CMSIS_VERSION_MAIN << 16) | \
                                ___CM4_CMSIS_VERSION_SUB
/*!< CMSIS HAL version number
#define CORTEX M
                              (0x04)
/*!< Cortex-M Core
#if defined ( __CC_ARM )
    #define __ASM
                         asm
/*!< asm keyword for ARM Compiler</pre>
 #define INLINE inline
/*!< inline keyword for ARM Compiler
 #define STATIC INLINE static inline
#elif defined ( __GNUC__ )
 #define ASM
                         __asm
/*!< asm keyword for GNU Compiler</pre>
 #define __INLINE inline
/*!< inline keyword for GNU Compiler</pre>
 #define STATIC INLINE static inline
#elif defined ( __ICCARM__ )
   #define ASM
/*!< asm keyword for IAR Compiler</pre>
                                       */
  #define __INLINE inline
/*!< inline keyword for IAR Compiler. Only available in High optimization
mode! */
 #define STATIC INLINE static inline
#elif defined ( __TMS470 )
 #define ASM
/*!< asm keyword for TI CCS Compiler
 #define __STATIC_INLINE static inline
#elif defined ( __TASKING___ )
  #define ASM
/*!< asm keyword for TASKING Compiler</pre>
  #define INLINE inline
/*!< inline keyword for TASKING Compiler</pre>
```

```
#define STATIC INLINE static inline
#define __packed
                                                                    /*!<
  #define ASM
                          asm
asm keyword for COSMIC Compiler
 #define INLINE inline
/*use -pc99 on compile line !< inline keyword for COSMIC Compiler */
  #define STATIC INLINE static inline
#endif
/** FPU USED indicates whether an FPU is used or not. For this,
 FPU PRESENT has to be checked prior to making use of FPU specific
registers and functions.
* /
#if defined ( __CC_ARM )
   #if defined __TARGET_FPU_VFP
    #if ( FPU PRESENT == 1)
     #define FPU USED
    #else
     #warning "Compiler generates FPU instructions for a device without
an FPU (check ___FPU_PRESENT)"
     #define ___FPU_USED
    #endif
  #else
    #define FPU USED
  #endif
#elif defined ( __GNUC__ )
   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
    #if ( FPU PRESENT == 1)
     #define __FPU_USED
    #else
     #warning "Compiler generates FPU instructions for a device without
an FPU (check __FPU_PRESENT)"
     #define __FPU_USED
    #endif
  #else
    #define __FPU_USED
  #endif
#elif defined ( __ICCARM___ )
   #if defined ARMVFP
    #if (__FPU_PRESENT == 1)
      #define __FPU USED
    #else
     #warning "Compiler generates FPU instructions for a device without
an FPU (check ___FPU_PRESENT)"
     #define __FPU_USED
   #endif
  #else
    #define __FPU_USED 0
  #endif
#elif defined ( _ TMS470 )
  #if defined TI VFP SUPPORT
    #if ( FPU PRESENT == 1)
      #define __FPU_USED 1
    #else
```

```
#warning "Compiler generates FPU instructions for a device without
an FPU (check __FPU_PRESENT)" #define __FPU_USED
   #endif
 #else
   #define FPU USED
  #endif
#elif defined ( __TASKING___ )
   #if defined __FPU_VFP__
   #if ( FPU PRESENT == 1)
     #define __FPU_USED
   #else
     #error "Compiler generates FPU instructions for a device without an
FPU (check FPU PRESENT)"
    #define __FPU_USED
                              0
   #endif
 #else
   #define FPU USED
  #endif
#if ( FPU PRESENT == 1)
                            1
     #define __FPU_USED
   #else
     #error "Compiler generates FPU instructions for a device without an
FPU (check __FPU_PRESENT)"
     #define FPU USED
   #endif
  #else
   #define __FPU_USED 0
 #endif
#endif
#include <stdint.h>
                                       /* standard types definitions
                                       /* Core Instruction Access
#include <core cmInstr.h>
* /
#include <core cmFunc.h>
                                       /* Core Function Access
* /
#include <core cm4 simd.h>
                                      /* Compiler specific SIMD
Intrinsics
#endif /* CORE CM4 H GENERIC */
#ifndef CMSIS GENERIC
#ifndef ___CORE_CM4_H_DEPENDANT
#define CORE CM4 H DEPENDANT
/* check device defines and use defaults */
#if defined ___CHECK_DEVICE_DEFINES
 #ifndef __CM4_REV
   #define __CM4_REV
                                 0x0000
   #warning " CM4 REV not defined in device header file; using
default!"
  #endif
 #ifndef FPU PRESENT
```

```
#define FPU PRESENT
                                   Ω
    #warning " FPU PRESENT not defined in device header file; using
default!"
  #endif
  #ifndef MPU PRESENT
    #define MPU PRESENT 0
    #warning "__MPU_PRESENT not defined in device header file; using
default!"
  #endif
  #ifndef __NVIC_PRIO_BITS
    #define __NVIC_PRIO_BITS
                             4
    #warning " NVIC PRIO BITS not defined in device header file; using
default!"
  #endif
  #ifndef Vendor SysTickConfig
    #define ___Vendor_SysTickConfig 0
    #warning "__Vendor_SysTickConfig not defined in device header file;
using default!"
  #endif
#endif
/* IO definitions (access restrictions to peripheral registers) */
   \defgroup CMSIS glob defs CMSIS Global Defines
    <strong>IO Type Qualifiers</strong> are used
    \li to specify the access to peripheral variables.
    \li for automatic generation of peripheral register debug
information.
* /
#ifdef cplusplus
 #define __I volatile
                                      /*!< Defines 'read only'</pre>
permissions
#else
#define __I volatile const
permissions */
                                     /*!< Defines 'read only'</pre>
#endif
/*!< Defines 'write only'</pre>
#define ___IO permissions
                  volatile
                                      /*!< Defines 'read / write'</pre>
/*@} end of group Cortex M4 */
/****************************
                 Register Abstraction
 Core Register contain:
  - Core Register
  - Core NVIC Register
  - Core SCB Register
  - Core SysTick Register
  - Core Debug Register
  - Core MPU Register
  - Core FPU Register
```

```
******************
****/
/** \defgroup CMSIS core register Defines and Type Definitions
   \brief Type definitions and defines for Cortex-M processor based
devices.
*/
/** \ingroup CMSIS core register
   \defgroup CMSIS CORE Status and Control Registers
   \brief Core Register type definitions.
 @ {
/** \brief Union type to access the Application Program Status Register
*/
typedef union
 struct
#if ( CORTEX M != 0 \times 04)
  uint32 t reserved0:27;
                                     /*!< bit: 0..26 Reserved
#else
   uint32 t reserved0:16;
                                      /*!< bit: 0..15 Reserved
   uint32 t GE:4;
                                      /*!< bit: 16..19 Greater than
or Equal flags
                                     /*!< bit: 20..26 Reserved
   uint32 t reserved1:7;
* /
#endif
   uint32 t Q:1;
                                      /*!< bit:
                                                   27 Saturation
condition flag
                      * /
   uint32 t V:1;
                                      /*!< bit:
                                                   28 Overflow
                       * /
condition code flag
   uint32 t C:1;
                                      /*!< bit:
                                                   29 Carry
condition code flag
                                                   30 Zero condition
   uint32_t Z:1;
                                      /*!< bit:
code flag
   uint32 t N:1;
                                      /*!< bit:
                                                   31 Negative
condition code flag
                       */
                                      /*!< Structure used for bit
 } b;
                      * /
access
 uint32_t w;
                                      /*!< Type used for word
                      * /
access
} APSR_Type;
/** \brief Union type to access the Interrupt Program Status Register
(IPSR).
* /
typedef union
 struct
   uint32 t ISR:9;
                                     /*!< bit: 0.. 8 Exception
                       * /
  uint32_t _reserved0:23;
                                     /*!< bit: 9..31 Reserved
```

```
} b;
                                       /*!< Structure used for bit
                       */
access
 uint32_t w;
                                        /*!< Type used for word
                       */
access
} IPSR Type;
/** \brief Union type to access the Special-Purpose Program Status
Registers (xPSR).
*/
typedef union
 struct
                                       /*!< bit: 0.. 8 Exception</pre>
   uint32 t ISR:9;
number
#if ( CORTEX M != 0x04)
  uint32 t reserved0:15;
                                       /*!< bit: 9..23 Reserved
#else
   uint32 t reserved0:7;
                                        /*!< bit: 9..15 Reserved
   uint32 t GE:4;
                                       /*!< bit: 16..19 Greater than
                    */
or Equal flags
                                       /*!< bit: 20..23 Reserved
   uint32_t _reserved1:4;
#endif
   uint32_t T:1;
                                        /*!< bit: 24 Thumb bit
(read 0)
                                        /*!< bit: 25..26 saved IT state</pre>
   uint32_t IT:2;
(read 0)
   uint32 t Q:1;
                                        /*!< bit:
                                                     27 Saturation
condition flag
                                        /*!< bit:
   uint32 t V:1;
                                                     28 Overflow
                        * /
condition code flag
   uint32 t C:1;
                                        /*!< bit:
                                                     29 Carry
condition code flag
                           */
   uint32_t Z:1;
                                        /*!< bit:
                                                    30 Zero condition
code flag
                                        /*!< bit: 31 Negative</pre>
   uint32 t N:1;
                        */
condition code flag
                                        /*!< Structure used for bit
 } b;
                       * /
access
uint32 t w;
                                        /*!< Type used for word</pre>
                       * /
access
} xPSR_Type;
/** \brief Union type to access the Control Registers (CONTROL).
* /
typedef union
 struct
                                       /*!< bit: 0 Execution</pre>
  uint32 t nPRIV:1;
privilege in Thread mode */
   uint32 t SPSEL:1;
                                       /*! bit: 1 Stack to be
                      * /
   uint32 t FPCA:1;
                                        /*!< bit: 2 FP extension</pre>
active flag
```

```
uint32_t _reserved0:29;
                                     /*!< bit: 3..31 Reserved
 } b;
                                      /*!< Structure used for bit
                      * /
access
uint32 t w;
                                     /*!< Type used for word
                      * /
access
} CONTROL Type;
/*@} end of group CMSIS CORE */
\brief Type definitions for the NVIC Registers
 @ {
*/
/** \brief Structure type to access the Nested Vectored Interrupt
Controller (NVIC).
* /
typedef struct
                                     /*!< Offset: 0x000 (R/W)
  IO uint32 t ISER[8];
Interrupt Set Enable Register
                                     * /
      uint32 t RESERVED0[24];
  IO uint32 t ICER[8];
                                     /*!< Offset: 0x080 (R/W)
Interrupt Clear Enable Register
                                     */
      uint32 t RSERVED1[24];
   _IO uint32_t ISPR[8];
                                     /*!< Offset: 0x100 (R/W)
Interrupt Set Pending Register
      uint32 t RESERVED2[24];
   IO uint32 t ICPR[8];
                                     /*!< Offset: 0x180 (R/W)
Interrupt Clear Pending Register
     uint32 t RESERVED3[24];
  IO uint32 t IABR[8];
                                     /*!< Offset: 0x200 (R/W)
Interrupt Active bit Register
     uint32 t RESERVED4[56];
  __IO uint8_t IP[240];
                                     /*!< Offset: 0x300 (R/W)
Interrupt Priority Register (8Bit wide) */
     uint32 t RESERVED5[644];
                                     /*!< Offset: 0xE00 ( /W)
   O uint32 t STIR;
Software Trigger Interrupt Register
} NVIC Type;
/* Software Triggered Interrupt Register Definitions */
#define NVIC_STIR_INTID_Pos
/*!< STIR: INTLINESNUM Position */</pre>
#define NVIC_STIR_INTID_Msk (UXIFFUL ...

*/*!< STIR: INTLINESNUM Mask */
NVIC STIR INTID Pos)
/*@} end of group CMSIS NVIC */
/** \ingroup CMSIS_core_register
   \defgroup CMSIS SCB System Control Block (SCB)
   \brief Type definitions for the System Control Block Registers
 @ {
 */
/** \brief Structure type to access the System Control Block (SCB).
```

```
*/
typedef struct
  __I uint32_t CPUID;
                                          /*!< Offset: 0x000 (R/ ) CPUID</pre>
Base Register
                                          /*! < Offset: 0x004 (R/W)
  IO uint32 t ICSR;
Interrupt Control and State Register
                                                       * /
    IO uint32 t VTOR;
                                          /*!< Offset: 0x008 (R/W)
Table Offset Register
    IO uint32 t AIRCR;
                                          /*!< Offset: 0x00C (R/W)</pre>
Application Interrupt and Reset Control Register */
  __IO uint32_t SCR;
                                          /*!< Offset: 0x010 (R/W)
                                                                     System
Control Register
  IO uint32 t CCR;
                                          /*! < Offset: 0x014 (R/W)
Configuration Control Register
                                                       * /
   IO uint8 t SHP[12];
                                          /*!< Offset: 0x018 (R/W)
                                                                     System
Handlers Priority Registers (4-7, 8-11, 12-15) */
  IO uint32 t SHCSR;
                                          /*!< Offset: 0x024 (R/W)
                                                                     System
Handler Control and State Register
  IO uint32 t CFSR;
                                          /*! < Offset: 0x028 (R/W)
Configurable Fault Status Register
                                                       * /
                                          /*! < Offset: 0x02C (R/W)
  IO uint32 t HFSR;
                                                       */
HardFault Status Register
  IO uint32 t DFSR;
                                          /*! < Offset: 0x030 (R/W)
                                                 * /
Fault Status Register
  IO uint32 t MMFAR;
                                          /*!< Offset: 0x034 (R/W)
MemManage Fault Address Register
                                                       * /
 __IO uint32_t BFAR;
                                          /*!< Offset: 0x038 (R/W)
BusFault Address Register
                                                       */
   IO uint32 t AFSR;
                                          /*! < Offset: 0x03C (R/W)
Auxiliary Fault Status Register
                                                       * /
  I uint32 t PFR[2];
                                          /*!< Offset: 0x040 (R/)
Processor Feature Register
                                          /*!< Offset: 0x048 (R/ )</pre>
 I uint32 t DFR;
Feature Register
  __I uint32_t ADR;
                                          /*!< Offset: 0x04C (R/)
Auxiliary Feature Register
                                                       * /
  __I uint32_t MMFR[4];
                                          /*! < Offset: 0x050 (R/) Memory
Model Feature Register
                                                * /
  I uint32 t ISAR[5];
                                          /*!< Offset: 0x060 (R/)
Instruction Set Attributes Register
       uint32 t RESERVED0[5];
    IO uint32 t CPACR;
                                          /*!< Offset: 0x088 (R/W)
Coprocessor Access Control Register
} SCB_Type;
/* SCB CPUID Register Definitions */
#define SCB CPUID IMPLEMENTER Pos
                                            24
/*!< SCB CPUID: IMPLEMENTER Position */</pre>
#define SCB CPUID IMPLEMENTER Msk
                                            (0xFFUL <<
SCB CPUID IMPLEMENTER Pos)
                                    /*!< SCB CPUID: IMPLEMENTER Mask */</pre>
#define SCB CPUID VARIANT Pos
                                            20
/*!< SCB CPUID: VARIANT Position */</pre>
#define SCB CPUID VARIANT Msk
                                            (0xFUL <<
SCB CPUID VARIANT Pos)
                                      /*!< SCB CPUID: VARIANT Mask */</pre>
#define SCB CPUID ARCHITECTURE Pos
/*!< SCB CPUID: ARCHITECTURE Position */</pre>
```

```
#define SCB CPUID PARTNO Pos
/*!< SCB CPUID: PARTNO Position */</pre>
#define SCB CPUID PARTNO Msk
                                          (0xFFFUL <<
                                  /*!< SCB CPUID: PARTNO Mask */</pre>
SCB CPUID PARTNO Pos)
#define SCB CPUID REVISION Pos
/*! < SCB CPUID: REVISION Position */
#define SCB_CPUID_REVISION_Msk
                                          (0xFUL <<
                                    /*! < SCB CPUID: REVISION Mask */
SCB CPUID REVISION Pos)
/* SCB Interrupt Control State Register Definitions */
#define SCB_ICSR NMIPENDSET Pos
/*!< SCB ICSR: NMIPENDSET Position */</pre>
#define SCB_ICSR_NMIPENDSET_Msk
                                          (1UL <<
                                     /*!< SCB ICSR: NMIPENDSET Mask */</pre>
SCB ICSR NMIPENDSET Pos)
#define SCB ICSR PENDSVSET Pos
                                          28
/*! < SCB ICSR: PENDSVSET Position */
#define SCB ICSR PENDSVSET_Msk
                                          (1UL <<
                                    (IUL << /r>
/*!< SCB ICSR: PENDSVSET Mask */
SCB ICSR PENDSVSET Pos)
#define SCB ICSR PENDSVCLR Pos
                                          27
/*!< SCB ICSR: PENDSVCLR Position */</pre>
#define SCB ICSR_PENDSVCLR_Msk
                                          (1UL <<
                                     /*! < SCB ICSR: PENDSVCLR Mask */
SCB ICSR PENDSVCLR Pos)
#define SCB ICSR PENDSTSET Pos
                                          26
/*! < SCB ICSR: PENDSTSET Position */
#define SCB ICSR PENDSTSET Msk
                                          (1UL <<
SCB ICSR PENDSTSET Pos)
                                      /*! < SCB ICSR: PENDSTSET Mask */
#define SCB ICSR PENDSTCLR Pos
                                          2.5
/*!< SCB ICSR: PENDSTCLR Position */
#define SCB_ICSR_PENDSTCLR_Msk
                                    (IUL << /r>
/*!< SCB ICSR: PENDSTCLR Mask */
                                          (1UL <<
SCB ICSR PENDSTCLR Pos)
#define SCB ICSR ISRPREEMPT Pos
                                          23
/*!< SCB ICSR: ISRPREEMPT Position */</pre>
#define SCB ICSR ISRPREEMPT Msk
                                         (1UL <<
                                      /*! < SCB ICSR: ISRPREEMPT Mask */
SCB ICSR ISRPREEMPT Pos)
#define SCB ICSR ISRPENDING Pos
                                          22
/*!< SCB ICSR: ISRPENDING Position */</pre>
#define SCB_ICSR_ISRPENDING_Msk
                                          (1UL <<
                                      /*!< SCB ICSR: ISRPENDING Mask */</pre>
SCB ICSR ISRPENDING Pos)
#define SCB ICSR VECTPENDING Pos
/*! SCB ICSR: VECTPENDING Position */
#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB_ICSR: VECTPENDING_Mask */
#define SCB ICSR RETTOBASE Pos
                                          11
/*! < SCB ICSR: RETTOBASE Position */
#define SCB ICSR RETTOBASE Msk
                                     (1UL << /r>
/*!< SCB ICSR: RETTOBASE Mask */
                                         (1UL <<
SCB ICSR RETTOBASE Pos)
```

```
#define SCB ICSR VECTACTIVE Pos
/*! < SCB ICSR: VECTACTIVE Position */
SCB ICSR VECTACTIVE Pos)
/* SCB Vector Table Offset Register Definitions */
#define SCB VTOR TBLOFF Pos
/*! SCB VTOR: TBLOFF Position */
#define SCB VTOR TBLOFF Msk
                                         (0x1FFFFFFUL <<
SCB_VTOR_TBLOFF Pos)
                             /*! < SCB VTOR: TBLOFF Mask */
/* SCB Application Interrupt and Reset Control Register Definitions */
#define SCB AIRCR VECTKEY Pos
/*!< SCB AIRCR: VECTKEY Position */</pre>
#define SCB AIRCR VECTKEY Msk
                                        (0xFFFFUL <<
                               /*!< SCB AIRCR: VECTKEY Mask */</pre>
SCB_AIRCR_VECTKEY_Pos)
#define SCB AIRCR VECTKEYSTAT Pos
/*!< SCB AIRCR: VECTKEYSTAT Position */</pre>
#define SCB AIRCR VECTKEYSTAT Msk
                                        (0xFFFFUL <<
SCB AIRCR VECTKEYSTAT Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */
#define SCB AIRCR ENDIANESS Pos
                                        15
/*!< SCB AIRCR: ENDIANESS Position */</pre>
#define SCB AIRCR ENDIANESS Msk
                                        (1UL <<
                                    /*!< SCB AIRCR: ENDIANESS Mask */</pre>
SCB AIRCR ENDIANESS Pos)
#define SCB AIRCR PRIGROUP Pos
/*!< SCB AIRCR: PRIGROUP Position */</pre>
#define SCB_AIRCR_PRIGROUP_Msk
                                        (7UL <<
                                   (/UL <</p>
/*!< SCB AIRCR: PRIGROUP Mask */
SCB AIRCR PRIGROUP Pos)
#define SCB AIRCR SYSRESETREQ Pos
/*!< SCB AIRCR: SYSRESETREQ Position */</pre>
#define SCB_AIRCR_VECTCLRACTIVE_Pos
/*!< SCB AIRCR: VECTCLRACTIVE Position */</pre>
#define SCB AIRCR_VECTCLRACTIVE_Msk (1UL <<</pre>
SCB AIRCR VECTCLRACTIVE_Pos)
                                   /*! < SCB AIRCR: VECTCLRACTIVE Mask
#define SCB_AIRCR_VECTRESET_Pos
                                         0
/*!< SCB AIRCR: VECTRESET Position */</pre>
#define SCB_AIRCR_VECTRESET_Msk
                                        (1UL <<
                                    /*!< SCB AIRCR: VECTRESET Mask */</pre>
SCB_AIRCR_VECTRESET_Pos)
/* SCB System Control Register Definitions */
#define SCB SCR SEVONPEND Pos
/*! < SCB SCR: SEVONPEND Position */
#define SCB SCR SEVONPEND Msk
                                       (1UL << SCB SCR SEVONPEND Pos)
/*!< SCB SCR: SEVONPEND Mask */</pre>
#define SCB SCR SLEEPDEEP Pos
/*!< SCB SCR: SLEEPDEEP Position */</pre>
#define SCB SCR SLEEPDEEP Msk
                                       (1UL << SCB SCR SLEEPDEEP Pos)
/*!< SCB SCR: SLEEPDEEP Mask */</pre>
```

```
#define SCB SCR SLEEPONEXIT Pos
/*!< SCB SCR: SLEEPONEXIT Position */
#define SCB_SCR_SLEEPONEXIT_Msk (1UL <<
SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */
/* SCB Configuration Control Register Definitions */
#define SCB CCR STKALIGN Pos
/*! < SCB CCR: STKALIGN Position */
#define SCB CCR STKALIGN Msk
                                           (1UL << SCB CCR STKALIGN Pos)
/*! < SCB CCR: STKALIGN Mask */
#define SCB CCR BFHFNMIGN Pos
/*!< SCB CCR: BFHFNMIGN Position */</pre>
#define SCB CCR BFHFNMIGN Msk
                                             (1UL << SCB CCR BFHFNMIGN Pos)
/*!< SCB CCR: BFHFNMIGN Mask */</pre>
#define SCB CCR DIV 0 TRP Pos
/*! < SCB CCR: DIV 0 TRP Position */
#define SCB CCR DIV 0 TRP Msk
                                             (1UL << SCB CCR DIV 0 TRP Pos)
/*! < SCB CCR: DIV 0 TRP Mask */
#define SCB CCR UNALIGN TRP Pos
                                               3
/*! < SCB CCR: UNALIGN_TRP Position */
/*!< SCB CCR. UNALIGN_TRP_Msk
                                           (1UL <<
                                       (TUL << /r>
/*!< SCB CCR: UNALIGN_TRP Mask */
SCB CCR UNALIGN TRP Pos)
#define SCB CCR USERSETMPEND Pos
/*!< SCB CCR: USERSETMPEND Position */</pre>
/*! SCB CCR: USERSETMEND TOO #define SCB_CCR_USERSETMPEND_Msk (1UL << /r>
#define SCB_CCR_USERSETMPEND_Msk /*! SCB CCR: USERSETMPEND Mask */
#define SCB CCR NONBASETHRDENA Pos
/*! < SCB CCR: NONBASETHRDENA Position */
#define SCB_CCR_NONBASETHRDENA_Msk (1UL <<</pre>
SCB_CCR_NONBASETHRDENA_Pos)
                                         /*! < SCB CCR: NONBASETHRDENA Mask
/* SCB System Handler Control and State Register Definitions */
#define SCB SHCSR USGFAULTENA Pos 18
/*! < SCB SHCSR: USGFAULTENA Position */
#define SCB SHCSR BUSFAULTENA Pos
                                              17
/*!< SCB SHCSR: BUSFAULTENA Position */</pre>
#define SCB_SHCSR_BUSFAULTENA_Msk (1UL << SCB_SHCSR_BUSFAULTENA_Pos) /*!< SCB_SHCSR: BUSFAULTENA_Mask
#define SCB SHCSR MEMFAULTENA Pos
                                             16
/*! SCB SHCSR: MEMFAULTENA Position */
#define SCB_SHCSR_MEMFAULTENA_Msk (1UL <<
SCB_SHCSR_MEMFAULTENA_Pos) /*! SCB SHCSR: MEMFAULTENA Mask
#define SCB SHCSR SVCALLPENDED Pos
                                             15
/*! < SCB SHCSR: SVCALLPENDED Position */
```

```
#define SCB SHCSR BUSFAULTPENDED Pos
/*! < SCB SHCSR: BUSFAULTPENDED Position */
#define SCB_SHCSR_BUSFAULTPENDED_Msk (1UL <</pre>
SCB_SHCSR_BUSFAULTPENDED_Pos) /*!< SCB_SHCSR: BUSFAULTPENDED
Mask */
#define SCB SHCSR MEMFAULTPENDED Pos 13
/*!< SCB SHCSR: MEMFAULTPENDED Position */</pre>
Mask */
#define SCB SHCSR USGFAULTPENDED Pos
/*! < SCB SHCSR: USGFAULTPENDED Position */
Mask */
#define SCB SHCSR SYSTICKACT Pos
                                 11
/*!< SCB SHCSR: SYSTICKACT Position */</pre>
#define SCB_SHCSR_SYSTICKACT_Msk
                                (1UL <<
                              /*!< SCB SHCSR: SYSTICKACT Mask */</pre>
SCB SHCSR SYSTICKACT Pos)
#define SCB SHCSR PENDSVACT Pos
                                  10
/*!< SCB SHCSR: PENDSVACT Position */</pre>
#define SCB SHCSR MONITORACT Pos
/*! < SCB SHCSR: MONITORACT Position */
/*! SCB SHCSK: MONITORACT_MSk (1UL << /r>
#define SCB_SHCSR_MONITORACT_Msk (1UL << /r>
**! SCB SHCSR: MONITORACT_Mask */
#define SCB_SHCSR_SVCALLACT_Pos
/*!< SCB SHCSR: SVCALLACT Position */</pre>
#define SCB SHCSR SVCALLACT_Msk
                                (1UL <<
                              /*!< SCB SHCSR: SVCALLACT Mask */</pre>
SCB SHCSR SVCALLACT Pos)
#define SCB SHCSR USGFAULTACT Pos
/*!< SCB SHCSR: USGFAULTACT Position */</pre>
#define SCB SHCSR BUSFAULTACT Pos
/*!< SCB SHCSR: BUSFAULTACT Position */</pre>
*/
#define SCB SHCSR MEMFAULTACT Pos
/*!< SCB SHCSR: MEMFAULTACT Position */
#define SCB_SHCSR_MEMFAULTACT_Msk (1UL <<
SCB_SHCSR_MEMFAULTACT_Pos) /*!< SCB_SHCSR: MEMFAULTACT_Mask
*/
```

```
/* SCB Configurable Fault Status Registers Definitions */
#define SCB_CFSR_USGFAULTSR_Pos 16
/*! < SCB CFSR: Usage Fault Status Register Position */
Register Mask */
#define SCB CFSR BUSFAULTSR Pos
/*! < SCB CFSR: Bus Fault Status Register Position */
Register Mask */
#define SCB CFSR MEMFAULTSR Pos
                                         0
/*! < SCB CFSR: Memory Manage Fault Status Register Position */
#define SCB_CFSR_MEMFAULTSR_Msk (0xFFUL << SCB_CFSR_MEMFAULTSR_Pos) /*!< SCB_CFSR: Memory Manage Fault Status Register Mask */
Status Register Mask */
/* SCB Hard Fault Status Registers Definitions */
#define SCB HFSR DEBUGEVT Pos
/*!< SCB HFSR: DEBUGEVT Position */</pre>
#define SCB HFSR DEBUGEVT Msk
                                        (1UL << SCB HFSR DEBUGEVT Pos)
/*! < SCB HFSR: DEBUGEVT Mask */
#define SCB HFSR FORCED Pos
/*!< SCB HFSR: FORCED Position */</pre>
#define SCB HFSR FORCED Msk
                                      (1UL << SCB HFSR FORCED Pos)
/*! < SCB HFSR: FORCED Mask */
#define SCB HFSR VECTTBL Pos
                                         1
/*! < SCB HFSR: VECTTBL Position */
#define SCB HFSR VECTTBL Msk
                                       (1UL << SCB HFSR VECTTBL Pos)
/*! < SCB HFSR: VECTTBL Mask */
/* SCB Debug Fault Status Register Definitions */
#define SCB DFSR EXTERNAL Pos
/*!< SCB DFSR: EXTERNAL Position */</pre>
#define SCB DFSR EXTERNAL Msk
                                       (1UL << SCB DFSR EXTERNAL Pos)
/*! < SCB DFSR: EXTERNAL Mask */
#define SCB DFSR VCATCH Pos
/*! < SCB DFSR: VCATCH Position */
#define SCB DFSR VCATCH Msk
                                      (1UL << SCB DFSR VCATCH Pos)
/*! < SCB DFSR: VCATCH Mask */
#define SCB DFSR DWTTRAP Pos
/*! < SCB DFSR: DWTTRAP Position */
#define SCB DFSR DWTTRAP Msk
                                       (1UL << SCB DFSR DWTTRAP Pos)
/*!< SCB DFSR: DWTTRAP Mask */</pre>
#define SCB DFSR BKPT Pos
/*! < SCB DFSR: BKPT Position */
#define SCB DFSR BKPT Msk
                                         (1UL << SCB DFSR BKPT Pos)
/*! < SCB DFSR: BKPT Mask */
#define SCB DFSR HALTED Pos
                                          \cap
/*!< SCB DFSR: HALTED Position */</pre>
#define SCB DFSR HALTED Msk
                                      (1UL << SCB DFSR HALTED Pos)
/*!< SCB DFSR: HALTED Mask */</pre>
```

```
/*@} end of group CMSIS SCB */
/** \ingroup CMSIS core register
   \defgroup CMSIS SCnSCB System Controls not in SCB (SCnSCB)
   \brief Type definitions for the System Control and ID Register
not in the SCB
 @ {
* /
/** \brief Structure type to access the System Control and ID Register
not in the SCB.
* /
typedef struct
      uint32 t RESERVED0[1];
  I uint32 t ICTR;
                                     /*!< Offset: 0x004 (R/)
Interrupt Controller Type Register
                                     * /
                                      /*!< Offset: 0x008 (R/W)
 IO uint32 t ACTLR;
Auxiliary Control Register
} SCnSCB Type;
/* Interrupt Controller Type Register Definitions */
#define SCnSCB ICTR INTLINESNUM Pos 0
/*!< ICTR: INTLINESNUM Position */</pre>
#define SCnSCB ICTR INTLINESNUM Msk (0xFUL <<
SCnSCB ICTR INTLINESNUM Pos) /*!< ICTR: INTLINESNUM Mask */
/* Auxiliary Control Register Definitions */
#define SCnSCB ACTLR DISOOFP Pos
/*!< ACTLR: DISOUPT TOULD:
#define SCnSCB_ACTLR_DISOOFP_Msk (1UL << /r>
-- TTOOPED_POS) /*!< ACTLR: DISOOFP Mask */
/*!< ACTLR: DISOOFP Position */</pre>
#define SCnSCB ACTLR DISFPCA Pos
                                         8
/*!< ACTLR: DISFPCA Position */</pre>
#define SCnSCB ACTLR DISFPCA Msk
                                       (1UL <<
                                /*!< ACTLR: DISFPCA Mask */
SCnSCB ACTLR DISFPCA Pos)
#define SCnSCB ACTLR DISFOLD Pos
/*!< ACTLR: DISFOLD Position */</pre>
#define SCnSCB ACTLR DISFOLD Msk
                                        (1UL <<
                                 /*!< ACTLR: DISFOLD Mask */</pre>
SCnSCB ACTLR DISFOLD Pos)
#define SCnSCB ACTLR DISDEFWBUF Pos
/*!< ACTLR: DISDEFWBUF Position */</pre>
#define SCnSCB_ACTLR_DISDEFWBUF_Msk (1UL <<
#define SCnSCB ACTLR DISMCYCINT Pos
/*! < ACTLR: DISMCYCINT Position */
#define SCnSCB_ACTLR_DISMCYCINT_Msk (1UL <<
/*@} end of group CMSIS SCnotSCB */
/** \ingroup CMSIS core register
   \defgroup CMSIS SysTick System Tick Timer (SysTick)
```

```
\brief
              Type definitions for the System Timer Registers.
 @ {
 */
/** \brief Structure type to access the System Timer (SysTick).
typedef struct
  IO uint32 t CTRL;
                                        /*!< Offset: 0x000 (R/W)
SysTick Control and Status Register */
  IO uint32 t LOAD;
                                        /*! < Offset: 0x004 (R/W)
SysTick Reload Value Register
  IO uint32 t VAL;
                                        /*!< Offset: 0x008 (R/W)
SysTick Current Value Register
 I uint32 t CALIB;
                                       /*!< Offset: 0x00C (R/)
SysTick Calibration Register
} SysTick_Type;
/* SysTick Control / Status Register Definitions */
#define SysTick CTRL COUNTFLAG Pos 16
/*!< SysTick CTRL: COUNTFLAG Position */</pre>
#define SysTick CTRL COUNTFLAG Msk
                                         (1UL <<
                                     /*! < SysTick CTRL: COUNTFLAG Mask
SysTick CTRL COUNTFLAG Pos)
#define SysTick CTRL CLKSOURCE Pos
/*! < SysTick CTRL: CLKSOURCE Position */
#define SysTick_CTRL_CLKSOURCE_Msk
                                         (1UL <<
SysTick CTRL CLKSOURCE Pos)
                                     /*! < SysTick CTRL: CLKSOURCE Mask
#define SysTick CTRL TICKINT Pos
                                           1
/*! < SysTick CTRL: TICKINT Position */
                                          (1UL <<
#define SysTick CTRL TICKINT Msk
SysTick CTRL TICKINT Pos)
                                      /*!< SysTick CTRL: TICKINT Mask */</pre>
#define SysTick CTRL ENABLE Pos
/*!< SysTick CTRL: ENABLE Position */</pre>
                                          (1UL <<
#define SysTick CTRL ENABLE Msk
                                     /*!< SysTick CTRL: ENABLE Mask */</pre>
SysTick CTRL ENABLE Pos)
/* SysTick Reload Register Definitions */
#define SysTick LOAD RELOAD Pos
/*!< SysTick LOAD: RELOAD Position */</pre>
#define SysTick LOAD RELOAD Msk
                                          (0xfffffful <<
SysTick LOAD RELOAD Pos) /*! < SysTick LOAD: RELOAD Mask */
/* SysTick Current Register Definitions */
#define SysTick VAL CURRENT Pos
/*!< SysTick VAL: CURRENT Position */</pre>
#define SysTick VAL CURRENT Msk
                                          (0xFFFFFFUL <<
SysTick VAL CURRENT Pos)
                           /*!< SysTick VAL: CURRENT Mask */
/* SysTick Calibration Register Definitions */
#define SysTick CALIB NOREF Pos
/*!< SysTick CALIB: NOREF Position */</pre>
#define SysTick CALIB NOREF Msk
                                          (1UL <<
                                     /*! < SysTick CALIB: NOREF Mask */
SysTick CALIB NOREF Pos)
```

```
#define SysTick CALIB SKEW Pos
                                          30
/*!< SysTick CALIB: SKEW Position */</pre>
#define SysTick CALIB SKEW Msk
                                          (1UL <<
SysTick CALIB SKEW Pos)
                                     /*! < SysTick CALIB: SKEW Mask */
#define SysTick CALIB TENMS Pos
/*!< SysTick CALIB: TENMS Position */</pre>
#define SysTick CALIB TENMS Msk
                                          (0xFFFFFFUL <<
                               /*!< SysTick CALIB: TENMS Mask */</pre>
SysTick VAL CURRENT Pos)
/*@} end of group CMSIS SysTick */
/** \ingroup CMSIS core register
    \brief Type definitions for the Instrumentation Trace Macrocell
(ITM)
 @ {
 */
/** \brief Structure type to access the Instrumentation Trace Macrocell
Register (ITM).
typedef struct
   O union
     O uint8 t u8;
                                        /*!< Offset: 0x000 ( /W)
Stimulus Port 8-bit
    O uint16 t u16;
                                        /*!< Offset: 0x000 ( /W)
                                                                  ITM
Stimulus Port 16-bit
    O uint32 t u32;
                                        /*!< Offset: 0x000 ( /W)
                                                                  ITM
Stimulus Port 32-bit
 } PORT [32];
                                        /*!< Offset: 0x000 ( /W)
                                                                  ITM
Stimulus Port Registers
     uint32 t RESERVED0[864];
  __IO uint32_t TER;
                                        /*! < Offset: 0xE00 (R/W)
                                                                  ITM
Trace Enable Register
      uint32_t RESERVED1[15];
  IO uint32 t TPR;
                                        /*! < Offset: 0xE40 (R/W)
                                                                  ITM
Trace Privilege Register
      uint32 t RESERVED2[15];
  IO uint32 t TCR;
                                        /*!< Offset: 0xE80 (R/W)</pre>
                                                                  ТТМ
Trace Control Register
      uint32_t RESERVED3[29];
   _O uint32_t IWR;
                                        /*!< Offset: 0xEF8 ( /W)</pre>
                                                                  ITM
Integration Write Register
  I uint32 t IRR;
                                        /*!< Offset: 0xEFC (R/ )</pre>
                                                                  ITM
Integration Read Register
  IO uint32 t IMCR;
                                        /*! < Offset: 0xF00 (R/W)
                                                                  ITM
Integration Mode Control Register
      uint32 t RESERVED4[43];
   _O uint32_t LAR;
                                        /*! < Offset: OxFBO (/W)
                                                                  ITM
Lock Access Register
  I uint32 t LSR;
                                        /*! < Offset: 0xFB4 (R/)
                                                                  ITM
Lock Status Register
      uint32 t RESERVED5[6];
                                        /*!< Offset: 0xFD0 (R/ )</pre>
   I uint32 t PID4;
Peripheral Identification Register #4 */
```

```
I uint32 t PID5;
                                         /*!< Offset: 0xFD4 (R/ ) ITM</pre>
Peripheral Identification Register #5 */
 I uint32 t PID6;
                                          /*!< Offset: 0xFD8 (R/ )</pre>
Peripheral Identification Register #6 */
  I uint32 t PID7;
                                          /*!< Offset: 0xFDC (R/ )</pre>
                                                                     ТТМ
Peripheral Identification Register #7 */
 I uint32 t PID0;
                                          /*!< Offset: 0xFE0 (R/ )</pre>
                                                                     ITM
Peripheral Identification Register #0 */
  I uint32 t PID1;
                                          /*!< Offset: 0xFE4 (R/ )</pre>
                                                                     ITM
Peripheral Identification Register #1 */
  I uint32 t PID2;
                                          /*!< Offset: 0xFE8 (R/ )</pre>
                                                                     ТТМ
Peripheral Identification Register #2 */
  I uint32 t PID3;
                                          /*!< Offset: 0xFEC (R/ )</pre>
                                                                     ТТМ
Peripheral Identification Register #3 */
  I uint32 t CID0;
                                          /*!< Offset: 0xFF0 (R/ )</pre>
                                                                     ITM
Component Identification Register #0 */
  I uint32 t CID1;
                                          /*!< Offset: 0xFF4 (R/ )</pre>
                                                                     ITM
Component Identification Register #1 */
 I uint32 t CID2;
                                          /*!< Offset: 0xFF8 (R/ )</pre>
                                                                     ITM
Component Identification Register #2 */
 __I uint32_t CID3;
                                          /*!< Offset: 0xFFC (R/ ) ITM</pre>
Component Identification Register #3 */
} ITM Type;
/* ITM Trace Privilege Register Definitions */
#define ITM TPR PRIVMASK Pos
/*!< ITM TPR: PRIVMASK Position */</pre>
#define ITM_TPR_PRIVMASK_Msk
                                            (0xFUL <<
                                     /*!< ITM TPR: PRIVMASK Mask */</pre>
ITM TPR PRIVMASK Pos)
/* ITM Trace Control Register Definitions */
#define ITM TCR BUSY Pos
/*!< ITM TCR: BUSY Position */</pre>
#define ITM TCR BUSY Msk
                                            (1UL << ITM TCR BUSY Pos)
/*!< ITM TCR: BUSY Mask */</pre>
#define ITM_TCR_TraceBusID_Pos
                                            16
/*!< ITM TCR: ATBID Position */</pre>
#define ITM_TCR_TraceBusID_Msk
                                           (0x7FUL <<
                                    /*!< ITM TCR: ATBID Mask */</pre>
ITM TCR TraceBusID Pos)
#define ITM TCR GTSFREQ Pos
/*! < ITM TCR: Global timestamp frequency Position */
#define ITM TCR GTSFREQ Msk (3UL << ITM TCR GTSFREQ Pos)
/*! < ITM TCR: Global timestamp frequency Mask */
#define ITM TCR TSPrescale Pos
                                             8
/*!< ITM TCR: TSPrescale Position */</pre>
#define ITM TCR TSPrescale Msk
                                            (3UL <<
ITM TCR TSPrescale Pos)
                                       /*!< ITM TCR: TSPrescale Mask */</pre>
#define ITM TCR SWOENA Pos
/*!< ITM TCR: SWOENA Position */</pre>
#define ITM_TCR_SWOENA_Msk
                                            (1UL << ITM TCR SWOENA Pos)
/*! < ITM TCR: SWOENA Mask */
                                             3
#define ITM TCR DWTENA Pos
/*!< ITM TCR: DWTENA Position */</pre>
#define ITM TCR DWTENA Msk
                                           (1UL << ITM TCR DWTENA Pos)
/*!< ITM TCR: DWTENA Mask */</pre>
```

```
#define ITM TCR SYNCENA Pos
/*!< ITM TCR: SYNCENA Position */</pre>
#define ITM_TCR_SYNCENA_Msk
                                           (1UL << ITM TCR SYNCENA Pos)
/*!< ITM TCR: SYNCENA Mask */</pre>
#define ITM TCR TSENA Pos
                                            1
/*!< ITM TCR: TSENA Position */</pre>
#define ITM TCR TSENA Msk
                                          (1UL << ITM TCR TSENA Pos)
/*! < ITM TCR: TSENA Mask */
#define ITM TCR ITMENA Pos
/*!< ITM TCR: ITM Enable bit Position */</pre>
#define ITM TCR ITMENA Msk
                                          (1UL << ITM TCR ITMENA Pos)
/*! < ITM TCR: ITM Enable bit Mask */
/* ITM Integration Write Register Definitions */
#define ITM IWR ATVALIDM Pos
/*!< ITM IWR: ATVALIDM Position */
#define ITM IWR ATVALIDM Msk
                                           (1UL << ITM IWR ATVALIDM Pos)
/*!< ITM IWR: ATVALIDM Mask */
/* ITM Integration Read Register Definitions */
#define ITM IRR ATREADYM Pos
/*!< ITM IRR: ATREADYM Position */</pre>
#define ITM IRR ATREADYM Msk
                                        (1UL << ITM IRR ATREADYM Pos)
/*!< ITM IRR: ATREADYM Mask */</pre>
/* ITM Integration Mode Control Register Definitions */
#define ITM IMCR INTEGRATION Pos
/*!< ITM IMCR: INTEGRATION Position */
#define ITM IMCR INTEGRATION Msk
                                          (1UL <<
ITM IMCR INTEGRATION Pos)
                                       /*!< ITM IMCR: INTEGRATION Mask */</pre>
/* ITM Lock Status Register Definitions */
#define ITM LSR ByteAcc Pos
/*!< ITM LSR: ByteAcc Position */</pre>
#define ITM_LSR_ByteAcc_Msk
                                           (1UL << ITM_LSR_ByteAcc_Pos)
/*!< ITM LSR: ByteAcc Mask */</pre>
#define ITM LSR Access Pos
                                            1
/*!< ITM LSR: Access Position */</pre>
#define ITM LSR Access Msk
                                          (1UL << ITM LSR Access Pos)
/*!< ITM LSR: Access Mask */
#define ITM_LSR_Present_Pos
                                            0
/*!< ITM LSR: Present Position */</pre>
#define ITM LSR Present Msk
                                          (1UL << ITM LSR Present Pos)
/*!< ITM LSR: Present Mask */
/*@}*/ /* end of group CMSIS ITM */
/** \ingroup CMSIS_core_register
    \defgroup CMSIS DWT Data Watchpoint and Trace (DWT)
    \brief Type definitions for the Data Watchpoint and Trace (DWT)
 @ {
 */
```

```
/** \brief Structure type to access the Data Watchpoint and Trace
Register (DWT).
* /
typedef struct
                                          /*! < Offset: 0x000 (R/W)
   IO uint32 t CTRL;
                                          */
Control Register
  IO uint32 t CYCCNT;
                                          /*! < Offset: 0x004 (R/W)
                                                                    Cvcle
Count Register
                                          /*!< Offset: 0x008 (R/W)
  IO uint32 t CPICNT;
                                                                    CPI
Count Register
  IO uint32 t EXCCNT;
                                          /*! < Offset: 0x00C (R/W)
Exception Overhead Count Register
  IO uint32 t SLEEPCNT;
                                         /*!< Offset: 0x010 (R/W)
                                                                    Sleep
Count Register
  IO uint32 t LSUCNT;
                                          /*! < Offset: 0x014 (R/W)
Count Register
   IO uint32 t FOLDCNT;
                                          /*!< Offset: 0x018 (R/W)
Folded-instruction Count Register
                                          /*!< Offset: 0x01C (R/ )
  I uint32 t PCSR;
Program Counter Sample Register
                                          * /
  IO uint32 t COMP0;
                                          /*! < Offset: 0x020 (R/W)
                                          */
Comparator Register 0
                                          /*! < Offset: 0x024 (R/W)
 IO uint32 t MASK0;
Register 0
 IO uint32 t FUNCTION0;
                                          /*!< Offset: 0x028 (R/W)
Function Register 0
     uint32_t RESERVED0[1];
   IO uint32_t COMP1;
                                          /*!< Offset: 0x030 (R/W)
Comparator Register 1
  __IO uint32_t MASK1;
                                          /*! < Offset: 0x034 (R/W)
                                                                   Mask
Register 1
  IO uint32 t FUNCTION1;
                                         /*!< Offset: 0x038 (R/W)
Function Register 1
    uint32 t RESERVED1[1];
  __IO uint32_t COMP2;
                                          /*!< Offset: 0x040 (R/W)
Comparator Register 2
  ___IO uint32_t MASK2;
                                          /*! < Offset: 0x044 (R/W)
Register 2
  IO uint32 t FUNCTION2;
                                          /*!< Offset: 0x048 (R/W)
Function Register 2
      uint32 t RESERVED2[1];
   IO uint32 t COMP3;
                                          /*!< Offset: 0x050 (R/W)
Comparator Register 3
                                          * /
 __IO uint32_t MASK3;
                                          /*! < Offset: 0x054 (R/W)
Register 3
                                          /*!< Offset: 0x058 (R/W)
  IO uint32 t FUNCTION3;
Function Register 3
} DWT Type;
/* DWT Control Register Definitions */
#define DWT CTRL NUMCOMP Pos
                                            2.8
/*!< DWT CTRL: NUMCOMP Position */</pre>
#define DWT CTRL NUMCOMP Msk
                                           (0xFUL <<
DWT CTRL NUMCOMP Pos)
                                 /*! < DWT CTRL: NUMCOMP Mask */
#define DWT CTRL NOTRCPKT Pos
                                            2.7
/*!< DWT CTRL: NOTRCPKT Position */</pre>
#define DWT CTRL NOTRCPKT Msk
                                            (0x1UL <<
DWT CTRL NOTRCPKT Pos)
                                 /*!< DWT CTRL: NOTRCPKT Mask */
```

```
#define DWT CTRL NOEXTTRIG Pos
                                           26
/*!< DWT CTRL: NOEXTTRIG Position */</pre>
#define DWT_CTRL_NOEXTTRIG_Msk
                                          (0x1UL <<
DWT CTRL NOEXTTRIG Pos)
                                 /*!< DWT CTRL: NOEXTTRIG Mask */</pre>
#define DWT CTRL NOCYCCNT Pos
                                           25
/*!< DWT CTRL: NOCYCCNT Position */</pre>
#define DWT CTRL NOCYCCNT_Msk
                                          (0x1UL <<
                                 /*! < DWT CTRL: NOCYCCNT Mask */
DWT CTRL NOCYCCNT Pos)
#define DWT CTRL NOPRFCNT Pos
                                           24
/*!< DWT CTRL: NOPRFCNT Position */</pre>
#define DWT CTRL NOPRFCNT Msk
                                           (0x1UL <<
DWT CTRL NOPRFCNT Pos)
                                 /*! < DWT CTRL: NOPRFCNT Mask */
#define DWT CTRL CYCEVTENA_Pos
/*! < DWT CTRL: CYCEVTENA Position */
#define DWT CTRL CYCEVTENA Msk
                                          (0x1UL <<
                                 /*! < DWT CTRL: CYCEVTENA Mask */
DWT CTRL CYCEVTENA Pos)
                                           21
#define DWT CTRL FOLDEVTENA Pos
/*!< DWT CTRL: FOLDEVTENA Position */</pre>
#define DWT CTRL FOLDEVTENA Msk
                                          (0x1UL <<
DWT CTRL FOLDEVTENA Pos)
                                /*! < DWT CTRL: FOLDEVTENA Mask */
#define DWT CTRL LSUEVTENA Pos
                                           20
/*!< DWT CTRL: LSUEVTENA Position */</pre>
#define DWT CTRL LSUEVTENA Msk
                                          (0x1UL <<
                                 /*! < DWT CTRL: LSUEVTENA Mask */
DWT CTRL LSUEVTENA Pos)
#define DWT CTRL SLEEPEVTENA Pos
                                          19
/*!< DWT CTRL: SLEEPEVTENA Position */</pre>
#define DWT CTRL SLEEPEVTENA Msk
                                          (0x1UL <<
DWT CTRL SLEEPEVTENA Pos)
                                 /*! < DWT CTRL: SLEEPEVTENA Mask */
#define DWT CTRL EXCEVTENA Pos
                                           18
/*!< DWT CTRL: EXCEVTENA Position */</pre>
#define DWT CTRL EXCEVTENA_Msk
                                          (0x1UL <<
DWT CTRL EXCEVTENA Pos) /*!< DWT CTRL: EXCEVTENA Mask */
#define DWT CTRL CPIEVTENA Pos
                                           17
/*!< DWT CTRL: CPIEVTENA Position */</pre>
#define DWT CTRL CPIEVTENA Msk
                                          (0x1UL <<
                                  /*!< DWT CTRL: CPIEVTENA Mask */</pre>
DWT CTRL CPIEVTENA Pos)
#define DWT CTRL EXCTRCENA Pos
                                          16
/*!< DWT CTRL: EXCTRCENA Position */</pre>
#define DWT CTRL EXCTRCENA Msk
                                          (0x1UL <<
DWT CTRL EXCTRCENA Pos)
                                 /*! < DWT CTRL: EXCTRCENA Mask */
#define DWT CTRL PCSAMPLENA Pos
                                          12
/*!< DWT CTRL: PCSAMPLENA Position */
#define DWT CTRL_PCSAMPLENA_Msk
                                          (0x1UL <<
DWT_CTRL_PCSAMPLENA_Pos) /*!< DWT_CTRL: PCSAMPLENA Mask */
#define DWT CTRL SYNCTAP Pos
                                           10
/*!< DWT CTRL: SYNCTAP Position */</pre>
#define DWT CTRL SYNCTAP Msk
                                           (0x3UL <<
                                /*! < DWT CTRL: SYNCTAP Mask */
DWT CTRL SYNCTAP_Pos)
```

```
#define DWT_CTRL_CYCTAP_Pos
/*!< DWT CTRL: CYCTAP Position */</pre>
#define DWT CTRL CYCTAP Msk
                                       (0x1UL << DWT CTRL CYCTAP Pos)
/*!< DWT CTRL: CYCTAP Mask */</pre>
#define DWT CTRL POSTINIT Pos
/*!< DWT CTRL: POSTINIT Position */</pre>
#define DWT CTRL POSTINIT Msk
                                        (0xFUL <<
DWT CTRL POSTINIT Pos)
                               /*! < DWT CTRL: POSTINIT Mask */
#define DWT CTRL POSTPRESET Pos
/*!< DWT CTRL: POSTPRESET Position */</pre>
#define DWT CTRL CYCCNTENA Pos
/*! < DWT CTRL: CYCCNTENA Position */
#define DWT CTRL CYCCNTENA Msk
                                        (0x1UL <<
                               /*! < DWT CTRL: CYCCNTENA Mask */
DWT CTRL CYCCNTENA Pos)
/* DWT CPI Count Register Definitions */
#define DWT CPICNT CPICNT Pos
/*!< DWT CPICNT: CPICNT Position */</pre>
#define DWT CPICNT CPICNT Msk
                                        (0xFFUL <<
DWT CPICNT CPICNT Pos)
                             /*! < DWT CPICNT: CPICNT Mask */
/* DWT Exception Overhead Count Register Definitions */
#define DWT EXCCNT EXCCNT Pos
/*! < DWT EXCCNT: EXCCNT Position */
DWT EXCCNT EXCCNT Pos)
/* DWT Sleep Count Register Definitions */
#define DWT SLEEPCNT SLEEPCNT Pos
/*!< DWT SLEEPCNT: SLEEPCNT Position */</pre>
#define DWT_SLEEPCNT_SLEEPCNT_Msk
                                        (0xFFUL <<
DWT_SLEEPCNT_SLEEPCNT_Pos) /*!< DWT_SLEEPCNT: SLEEPCNT_Mask */</pre>
/* DWT LSU Count Register Definitions */
#define DWT LSUCNT LSUCNT Pos
/*!< DWT LSUCNT: LSUCNT Position */</pre>
#define DWT LSUCNT LSUCNT Msk
                                        (0xFFUL <<
DWT LSUCNT LSUCNT Pos)
                       /*!< DWT LSUCNT: LSUCNT Mask */
/* DWT Folded-instruction Count Register Definitions */
#define DWT FOLDCNT FOLDCNT Pos
/*!< DWT FOLDCNT: FOLDCNT Position */</pre>
#define DWT FOLDCNT FOLDCNT Msk
                                        (0xFFUL <<
                          /*!< DWT FOLDCNT: FOLDCNT Mask */</pre>
DWT FOLDCNT FOLDCNT Pos)
/* DWT Comparator Mask Register Definitions */
#define DWT MASK MASK Pos
/*!< DWT MASK: MASK Position */
#define DWT_MASK_MASK_MSK (0x1FUL << DWT_MASK_MASK_Pos)
/*!< DWT MASK: MASK Mask */
/* DWT Comparator Function Register Definitions */
#define DWT FUNCTION MATCHED Pos
/*!< DWT FUNCTION: MATCHED Position */</pre>
```

```
(0x1UL <<
#define DWT FUNCTION DATAVADDR1 Pos
/*!< DWT FUNCTION: DATAVADDR1 Position */
#define DWT FUNCTION DATAVADDR1 Msk (0xFUL <<
#define DWT FUNCTION DATAVADDRO Pos
/*! < DWT FUNCTION: DATAVADDRO Position */
#define DWT FUNCTION DATAVADDRO Msk (0xFUL <<
DWT FUNCTION DATAVADDRO Pos) /*!< DWT FUNCTION: DATAVADDRO Mask */
#define DWT FUNCTION DATAVSIZE Pos
                                  10
/*!< DWT FUNCTION: DATAVSIZE Position */</pre>
#define DWT FUNCTION DATAVSIZE Msk (0x3uL <<</pre>
#define DWT FUNCTION LNK1ENA Pos
/*!< DWT FUNCTION: LNK1ENA Position */
#define DWT_FUNCTION_LNK1ENA_Msk (0x1UL <</pre>
DWT_FUNCTION_LNK1ENA_Pos) /*!< DWT FUNCTION: LNK1ENA Mask */
#define DWT FUNCTION DATAVMATCH Pos
/*! < DWT FUNCTION: DATAVMATCH Position */
#define DWT FUNCTION DATAVMATCH Msk (0x1UL <<
#define DWT FUNCTION CYCMATCH Pos
/*!< DWT FUNCTION: CYCMATCH Position */
#define DWT_FUNCTION_CYCMATCH_Msk (0x1UL <</pre>
DWT_FUNCTION_CYCMATCH_Pos) /*! < DWT FUNCTION: CYCMATCH Mask */
#define DWT FUNCTION EMITRANGE Pos
/*!< DWT FUNCTION: EMITRANGE Position */
#define DWT_FUNCTION_EMITRANGE_Msk (0x1ul <</pre>
DWT FUNCTION EMITRANGE Pos) /*!< DWT FUNCTION: EMITRANGE Mask */
#define DWT FUNCTION FUNCTION Pos
/*!< DWT FUNCTION: FUNCTION Position */
#define DWT_FUNCTION_FUNCTION_Msk (0xFUL <<
/*@}*/ /* end of group CMSIS DWT */
/** \ingroup CMSIS_core_register
   \defgroup CMSIS TPI Trace Port Interface (TPI)
   \brief Type definitions for the Trace Port Interface (TPI)
 @ {
/** \brief Structure type to access the Trace Port Interface Register
(TPI).
* /
typedef struct
___ /*!< Offset: 0x000 (R/)
Supported Parallel Port Size Register */
```

```
IO uint32 t CSPSR;
                                       /*!< Offset: 0x004 (R/W)
Current Parallel Port Size Register */
      uint32 t RESERVED0[2];
  __IO uint32_t ACPR;
                                        /*!< Offset: 0x010 (R/W)
Asynchronous Clock Prescaler Register */
      uint32 t RESERVED1[55];
   IO uint32 t SPPR;
                                       /*! < Offset: 0x0F0 (R/W)
Selected Pin Protocol Register */
      uint32 t RESERVED2[131];
  I uint32 t FFSR;
                                        /*!< Offset: 0x300 (R/)
Formatter and Flush Status Register */
 __IO uint32_t FFCR;
                                        /*!< Offset: 0x304 (R/W)
Formatter and Flush Control Register */
                                        /*!< Offset: 0x308 (R/)
  I uint32 t FSCR;
Formatter Synchronization Counter Register */
      uint32 t RESERVED3[759];
   I uint32_t TRIGGER;
                                       /*!< Offset: 0xEE8 (R/ )
TRIGGER */
  I uint32 t FIF00;
                                       /*!< Offset: 0xEEC (R/ )</pre>
Integration ETM Data */
                                       /*!< Offset: 0xEF0 (R/ )</pre>
 I uint32 t ITATBCTR2;
ITATBCTR2 */
     uint32 t RESERVED4[1];
                                       /*!< Offset: 0xEF8 (R/ )</pre>
   I uint32 t ITATBCTR0;
ITATBCTR0 */
 I uint32 t FIF01;
                                       /*!< Offset: 0xEFC (R/ )</pre>
Integration ITM Data */
                                    /*! < Offset: 0xF00 (R/W)
 IO uint32 t ITCTRL;
Integration Mode Control */
    uint32 t RESERVED5[39];
                                     /*!< Offset: 0xFA0 (R/W) Claim</pre>
   IO uint32 t CLAIMSET;
tag set */
  __IO uint32_t CLAIMCLR;
                                       /*! < Offset: 0xFA4 (R/W) Claim
tag clear */
     ear */
uint32_t RESERVED7[8];
uint32_t DEVID;
   I uint32_t DEVID;
                                       /*!< Offset: 0xFC8 (R/ )</pre>
TPIU DEVID */
                                       /*!< Offset: 0xFCC (R/ )</pre>
  __I uint32_t DEVTYPE;
TPIU DEVTYPE */
} TPI Type;
/* TPI Asynchronous Clock Prescaler Register Definitions */
#define TPI ACPR PRESCALER Pos
/*!< TPI ACPR: PRESCALER Position */</pre>
#define TPI_ACPR_PRESCALER_Msk
                                          (0x1FFFUL <<
TPI_ACPR_PRESCALER_Pos) /*!< TPI ACPR: PRESCALER Mask */
/* TPI Selected Pin Protocol Register Definitions */
#define TPI SPPR TXMODE Pos
/*!< TPI SPPR: TXMODE Position */</pre>
                                       (0x3UL << TPI SPPR_TXMODE_Pos)
#define TPI_SPPR_TXMODE_Msk
/*!< TPI SPPR: TXMODE Mask */</pre>
/* TPI Formatter and Flush Status Register Definitions */
#define TPI FFSR FtNonStop Pos
/*!< TPI FFSR: FtNonStop Position */</pre>
```

```
#define TPI FFSR TCPresent Pos
/*!< TPI FFSR: TCPresent Position */
#define TPI_FFSR_TCPresent_Msk
                                           (0x1UL <<
TPI FFSR TCPresent Pos)
                                 /*!< TPI FFSR: TCPresent Mask */</pre>
#define TPI FFSR FtStopped Pos
/*!< TPI FFSR: FtStopped Position */</pre>
#define TPI FFSR FtStopped Msk
                                           (0x1UL <<
TPI FFSR FtStopped_Pos)
                                 /*!< TPI FFSR: FtStopped Mask */</pre>
#define TPI FFSR FlInProg Pos
/*!< TPI FFSR: FlInProg Position */</pre>
#define TPI FFSR FlInProg Msk
                                            (0x1UL <<
                                  /*!< TPI FFSR: FlInProg Mask */</pre>
TPI FFSR FlInProg Pos)
/* TPI Formatter and Flush Control Register Definitions */
#define TPI FFCR TrigIn Pos
/*! < TPI FFCR: TrigIn Position */
#define TPI FFCR TrigIn Msk
                                           (0x1UL << TPI FFCR TrigIn Pos)
/*!< TPI FFCR: TrigIn Mask */</pre>
#define TPI FFCR EnFCont Pos
/*!< TPI FFCR: EnFCont Position */</pre>
#define TPI FFCR EnFCont Msk
                                            (0x1UL <<
TPI FFCR EnFCont Pos)
                                  /*!< TPI FFCR: EnFCont Mask */</pre>
/* TPI TRIGGER Register Definitions */
#define TPI TRIGGER TRIGGER_Pos
                                            0
/*! < TPI TRIGGER: TRIGGER Position */
#define TPI_TRIGGER_TRIGGER_Msk
                                           (0x1UL <<
                                 /*!< TPI TRIGGER: TRIGGER Mask */
TPI TRIGGER TRIGGER Pos)
/* TPI Integration ETM Data Register Definitions (FIFO0) */
#define TPI FIFOO ITM ATVALID Pos
/*!< TPI FIFO0: ITM ATVALID Position */</pre>
#define TPI FIFO0 ITM ATVALID Msk
                                           (0x3UL <<
                               /*!< TPI FIFO0: ITM ATVALID Mask */</pre>
TPI FIFO0 ITM ATVALID Pos)
#define TPI FIFO0 ITM bytecount Pos
                                           27
/*!< TPI FIFO0: ITM bytecount Position */</pre>
#define TPI FIFO0 ITM bytecount Msk
                                           (0x3UL <<
TPI FIF00 ITM bytecount Pos) /*!< TPI FIF00: ITM bytecount Mask */
#define TPI FIFO0 ETM ATVALID Pos
                                            26
/*!< TPI FIFOO: ETM ATVALID Position */</pre>
#define TPI_FIFO0_ETM_ATVALID_Msk
                                            (0x3UL <<
TPI FIFO0 ETM ATVALID Pos) /*! < TPI FIFO0: ETM ATVALID Mask */
#define TPI FIFO0 ETM bytecount Pos
                                            2.4
/*!< TPI FIFO0: ETM bytecount Position */</pre>
#define TPI FIFOO ETM bytecount Msk
                                           (0x3UL <<
TPI FIF00 ETM bytecount Pos) /*!< TPI FIF00: ETM bytecount Mask */
#define TPI FIFO0 ETM2 Pos
/*!< TPI FIFO0: ETM2 Position */</pre>
#define TPI FIFO0 ETM2 Msk
                                            (0xFFUL << TPI FIFO0 ETM2 Pos)
/*!< TPI FIFO0: ETM2 Mask */</pre>
#define TPI FIFO0 ETM1 Pos
/*!< TPI FIFO0: ETM1 Position */</pre>
```

```
#define TPI FIFO0 ETM1 Msk
                                     (0xFFUL << TPI FIFO0 ETM1 Pos)
/*!< TPI FIF00: ETM1 Mask */
#define TPI FIFO0 ETM0 Pos
/*!< TPI FIFOO: ETMO Position */</pre>
#define TPI FIFO0 ETM0 Msk
                                     (0xFFUL << TPI FIFO0 ETM0 Pos)
/*! TPI FIFOO: ETMO Mask */
/* TPI ITATBCTR2 Register Definitions */
#define TPI ITATBCTR2 ATREADY Pos
/*! < TPI ITATBCTR2: ATREADY Position */
/* TPI Integration ITM Data Register Definitions (FIFO1) */
#define TPI FIFO1 ITM ATVALID Pos
/*!< TPI FIFO1: ITM_ATVALID Position */
#define TPI_FIFO1_ITM_ATVALID_Msk (0x3UL <</pre>
TPI FIFO1 ITM ATVALID Pos) /*! < TPI FIFO1: ITM ATVALID Mask */
#define TPI_FIFO1_ITM_bytecount_Pos
/*! TPI FIFO1: ITM bytecount Position */
#define TPI FIF01 ITM bytecount Msk (0x3UL <</pre>
#define TPI FIFO1 ETM ATVALID Pos
                                     26
/*!< TPI FIFO1: ETM ATVALID Position */</pre>
#define TPI FIFO1 ETM ATVALID Msk
                                      (0x3UL <<
TPI_FIF01_ETM_ATVALID_Pos) /*!< TPI FIF01: ETM ATVALID Mask */
#define TPI FIF01 ETM bytecount Pos
/*! TPI FIFO1: ETM bytecount Position */
#define TPI FIFO1 ETM bytecount Msk (0x3UL <<
#define TPI FIFO1 ITM2 Pos
                                      16
/*!< TPI FIFO1: ITM2 Position */</pre>
#define TPI_FIFO1_ITM2_Msk
                                      (0xFFUL << TPI FIFO1 ITM2 Pos)
/*!< TPI FIFO1: ITM2 Mask */</pre>
#define TPI FIFO1 ITM1 Pos
/*!< TPI FIFO1: ITM1 Position */</pre>
#define TPI FIFO1 ITM1 Msk
                                    (0xFFUL << TPI FIFO1 ITM1 Pos)
/*!< TPI FIFO1: ITM1 Mask */
#define TPI_FIFO1_ITM0_Pos
/*! < TPI FIFO1: ITMO Position */
#define TPI FIFO1 ITMO Msk
                                     (0xFFUL << TPI FIFO1 ITM0 Pos)
/*!< TPI FIFO1: ITMO Mask */
/* TPI ITATBCTR0 Register Definitions */
#define TPI ITATBCTR0 ATREADY Pos
/*! < TPI ITATBCTR0: ATREADY Position */
#define TPI_ITATBCTR0_ATREADY_Msk
                                      (0x1UL <<
TPI_ITATBCTRO_ATREADY_Pos) /*!< TPI_ITATBCTRO: ATREADY_Mask */
/* TPI Integration Mode Control Register Definitions */
#define TPI ITCTRL Mode Pos
/*!< TPI ITCTRL: Mode Position */</pre>
```

```
#define TPI ITCTRL Mode Msk
                                      (0x1UL << TPI ITCTRL Mode Pos)
/*! TPI ITCTRL: Mode Mask */
/* TPI DEVID Register Definitions */
#define TPI DEVID NRZVALID Pos
                                       11
/*!< TPI DEVID: NRZVALID Position */</pre>
#define TPI DEVID NRZVALID Msk
                                       (0x1UL <<
TPI_DEVID_NRZVALID_Pos)
                              /*!< TPI DEVID: NRZVALID Mask */</pre>
#define TPI DEVID MANCVALID Pos
                                       10
/*! TPI DEVID: MANCVALID Position */
#define TPI DEVID MANCVALID Msk
                                       (0x1UL <<
                        /*!< TPI DEVID: MANCVALID Mask */</pre>
TPI DEVID MANCVALID Pos)
#define TPI DEVID PTINVALID Pos
/*!< TPI DEVID: PTINVALID Position */</pre>
#define TPI DEVID PTINVALID_Msk
                                       (0x1UL <<
                              /*!< TPI DEVID: PTINVALID Mask */</pre>
TPI DEVID PTINVALID Pos)
#define TPI DEVID MinBufSz Pos
/*!< TPI DEVID: MinBufSz Position */</pre>
#define TPI DEVID AsynClkIn Pos
/*!< TPI DEVID: AsynClkIn Position */</pre>
#define TPI DEVID AsynClkIn Msk
                                      (0x1UL <<
                              /*!< TPI DEVID: AsynClkIn Mask */</pre>
TPI DEVID AsynClkIn Pos)
#define TPI DEVID NrTraceInput Pos
/*! TPI DEVID: NTTraceInput Position */
#define TPI DEVID NrTraceInput Msk
                                      (0x1FUL <<
/* TPI DEVTYPE Register Definitions */
#define TPI DEVTYPE SubType Pos
                                        0
/*!< TPI DEVTYPE: SubType Position */</pre>
#define TPI_DEVTYPE_SubType_Msk
                                       (0xFUL <<
                              /*!< TPI DEVTYPE: SubType Mask */</pre>
TPI DEVTYPE SubType Pos)
#define TPI DEVTYPE MajorType Pos
/*!< TPI DEVTYPE: MajorType Position */</pre>
#define TPI DEVTYPE MajorType Msk
                                       (0xFUL <<
TPI DEVTYPE MajorType Pos) /*! < TPI DEVTYPE: MajorType Mask */
/*@}*/ /* end of group CMSIS TPI */
#if ( MPU PRESENT == 1)
/** \ingroup CMSIS core register
   \defgroup CMSIS MPU Memory Protection Unit (MPU)
   \brief Type definitions for the Memory Protection Unit (MPU)
 @ {
/** \brief Structure type to access the Memory Protection Unit (MPU).
* /
typedef struct
```

```
__I uint32_t TYPE;
                                      /*!< Offset: 0x000 (R/ ) MPU
                                        */
Type Register
__IO uint32_t CTRL;
                                      /*! < Offset: 0x004 (R/W)
                                                                MPU
Control Register
                                         * /
                                      /*!< Offset: 0x008 (R/W)
 IO uint32 t RNR;
                                                                MPU
Region RNRber Register
                                        * /
 __IO uint32_t RBAR;
                                      /*!< Offset: 0x00C (R/W)</pre>
                                                                MPU
Region Base Address Register
__IO uint32_t RASR;
                                        */
                                      /*! < Offset: 0x010 (R/W)
                                                               MPU
Region Attribute and Size Register
                                       */
 IO uint32 t RBAR A1;
                                       /*!< Offset: 0x014 (R/W)
                                                               MPU
Alias 1 Region Base Address Register
                                       * /
   _IO uint32_t RASR_A1;
                                       /*!< Offset: 0x018 (R/W)
                                                               MPU
Alias 1 Region Attribute and Size Register */
  IO uint32 t RBAR A2;
                          /*! < Offset: 0x01C (R/W) MPU
Alias 2 Region Base Address Register
                        /*!< Offset: 0x020 (R/W) MPU
  _IO uint32_t RASR_A2;
Alias 2 Region Attribute and Size Register */
  IO uint32 t RBAR A3; /*! < Offset: 0x024 (R/W) MPU
Alias 3 Region Base Address Register */
TO wint32 t RASR A3; /*!< Offset: 0x028 (R/W) MPU
Alias 3 Region Attribute and Size Register */
} MPU Type;
/* MPU Type Register */
#define MPU TYPE IREGION Pos
                                        16
/*!< MPU TYPE: IREGION Position */</pre>
MPU TYPE IREGION Pos)
#define MPU TYPE DREGION Pos
/*!< MPU TYPE: DREGION Position */</pre>
#define MPU TYPE DREGION Msk
                                         (0xFFUL <<
MPU TYPE DREGION Pos)
                                 /*! < MPU TYPE: DREGION Mask */
#define MPU TYPE SEPARATE Pos
/*!< MPU TYPE: SEPARATE Position */</pre>
#define MPU_TYPE_SEPARATE_Msk
                                        (1UL << MPU TYPE SEPARATE Pos)
/*!< MPU TYPE: SEPARATE Mask */</pre>
/* MPU Control Register */
#define MPU CTRL PRIVDEFENA Pos
/*!< MPU CTRL: PRIVDEFENA Position */</pre>
#define MPU CTRL PRIVDEFENA Msk
                                        (1UL <<
                                    /*!< MPU CTRL: PRIVDEFENA Mask */
MPU CTRL PRIVDEFENA Pos)
#define MPU CTRL HFNMIENA Pos
/*!< MPU CTRL: HFNMIENA Position */</pre>
#define MPU CTRL HFNMIENA Msk
                                        (1UL << MPU CTRL HFNMIENA Pos)
/*!< MPU CTRL: HFNMIENA Mask */</pre>
#define MPU CTRL ENABLE Pos
                                          0
/*!< MPU CTRL: ENABLE Position */</pre>
#define MPU_CTRL_ENABLE_Msk
                                         (1UL << MPU CTRL ENABLE Pos)
/*! < MPU CTRL: ENABLE Mask */
/* MPU Region Number Register */
#define MPU RNR REGION Pos
                                          0
/*!< MPU RNR: REGION Position */</pre>
```

```
#define MPU RNR REGION Msk
                                            (0xFFUL << MPU_RNR_REGION_Pos)
/*! < MPU RNR: REGION Mask */
/* MPU Region Base Address Register */
#define MPU RBAR ADDR Pos
/*!< MPU RBAR: ADDR Position */</pre>
#define MPU RBAR ADDR Msk
                                            (0x7FFFFFFUL <<
                              /*!< MPU RBAR: ADDR Mask */
MPU RBAR ADDR Pos)
#define MPU RBAR VALID Pos
/*! < MPU RBAR: VALID Position */
#define MPU RBAR VALID Msk
                                            (1UL << MPU RBAR VALID Pos)
/*!< MPU RBAR: VALID Mask */</pre>
#define MPU RBAR REGION Pos
                                             0
/*!< MPU RBAR: REGION Position */</pre>
#define MPU RBAR REGION Msk
                                            (0xFUL << MPU_RBAR_REGION_Pos)
/*! < MPU RBAR: REGION Mask */
/* MPU Region Attribute and Size Register */
#define MPU RASR ATTRS Pos
/*! < MPU RASR: MPU Region Attribute field Position */
#define MPU_RASR_ATTRS_Msk (0xFFFFUL <<
MPU_RASR ATTRS Pos)
                                 /*! < MPU RASR: MPU Region Attribute
field Mask */
#define MPU RASR XN Pos
                                            28
/*!< MPU RASR: ATTRS.XN Position */</pre>
#define MPU RASR XN Msk
                                            (1UL << MPU RASR XN Pos)
/*! < MPU RASR: ATTRS.XN Mask */
#define MPU RASR AP Pos
                                            24
/*! < MPU RASR: ATTRS.AP Position */
#define MPU RASR AP Msk
                                            (0x7UL << MPU RASR AP Pos)
/*!< MPU RASR: ATTRS.AP Mask */</pre>
#define MPU RASR TEX Pos
                                            19
/*!< MPU RASR: ATTRS.TEX Position */</pre>
#define MPU RASR TEX Msk
                                            (0x7UL << MPU RASR TEX Pos)
/*! < MPU RASR: ATTRS.TEX Mask */
#define MPU RASR S Pos
                                            18
/*!< MPU RASR: ATTRS.S Position */</pre>
#define MPU RASR S Msk
                                            (1UL << MPU RASR S Pos)
/*! < MPU RASR: ATTRS.S Mask */
#define MPU RASR C Pos
                                            17
/*! < MPU RASR: ATTRS.C Position */
#define MPU RASR C Msk
                                            (1UL << MPU RASR C Pos)
/*!< MPU RASR: ATTRS.C Mask */</pre>
#define MPU RASR B Pos
                                            16
/*!< MPU RASR: ATTRS.B Position */</pre>
#define MPU RASR B Msk
                                            (1UL << MPU RASR B Pos)
/*! < MPU RASR: ATTRS.B Mask */
#define MPU RASR SRD Pos
/*! < MPU RASR: Sub-Region Disable Position */
#define MPU RASR SRD Msk
                                             (0xFFUL << MPU RASR SRD Pos)
/*!< MPU RASR: Sub-Region Disable Mask */</pre>
```

```
#define MPU RASR SIZE Pos
/*! < MPU RASR: Region Size Field Position */
                                          (0x1FUL << MPU RASR SIZE Pos)
#define MPU RASR SIZE Msk
/*!< MPU RASR: Region Size Field Mask */</pre>
#define MPU RASR ENABLE Pos
/*! < MPU RASR: Region enable bit Position */
#define MPU RASR ENABLE Msk
                                           (1UL << MPU RASR ENABLE Pos)
/*! < MPU RASR: Region enable bit Disable Mask */
/*@} end of group CMSIS MPU */
#endif
#if ( FPU PRESENT == 1)
/** \ingroup CMSIS core register
    \defgroup CMSIS FPU Floating Point Unit (FPU)
   \brief Type definitions for the Floating Point Unit (FPU)
 @ {
/** \brief Structure type to access the Floating Point Unit (FPU).
typedef struct
      uint32 t RESERVED0[1];
                                         /*!< Offset: 0x004 (R/W)
   IO uint32 t FPCCR;
Floating-Point Context Control Register
                                                      */
                                         /*!< Offset: 0x008 (R/W)
   IO uint32 t FPCAR;
Floating-Point Context Address Register
                                                      * /
                                        /*!< Offset: 0x00C (R/W)
   IO uint32 t FPDSCR;
Floating-Point Default Status Control Register
  I uint32 t MVFR0;
                                        /*!< Offset: 0x010 (R/ ) Media
and FP Feature Register 0
                                        /*! < Offset: 0x014 (R/) Media
 I uint32 t MVFR1;
and FP Feature Register 1
                                                * /
} FPU_Type;
/* Floating-Point Context Control Register */
#define FPU FPCCR ASPEN Pos
/*!< FPCCR: ASPEN bit Position */</pre>
#define FPU FPCCR ASPEN Msk
                                           (1UL << FPU FPCCR ASPEN Pos)
/*! < FPCCR: ASPEN bit Mask */
#define FPU_FPCCR_LSPEN_Pos
                                           30
/*!< FPCCR: LSPEN Position */</pre>
#define FPU FPCCR LSPEN Msk
                                           (1UL << FPU FPCCR LSPEN Pos)
/*!< FPCCR: LSPEN bit Mask */</pre>
#define FPU FPCCR MONRDY Pos
                                            8
/*! < FPCCR: MONRDY Position */
#define FPU FPCCR MONRDY Msk
                                          (1UL << FPU FPCCR MONRDY Pos)
/*! < FPCCR: MONRDY bit Mask */
#define FPU FPCCR BFRDY Pos
                                            6
/*!< FPCCR: BFRDY Position */</pre>
#define FPU FPCCR BFRDY Msk
                                          (1UL << FPU FPCCR BFRDY Pos)
/*!< FPCCR: BFRDY bit Mask */</pre>
```

```
#define FPU FPCCR MMRDY Pos
/*!< FPCCR: MMRDY Position */</pre>
#define FPU FPCCR MMRDY Msk
                                          (1UL << FPU_FPCCR_MMRDY_Pos)
/*!< FPCCR: MMRDY bit Mask */</pre>
#define FPU FPCCR HFRDY Pos
/*!< FPCCR: HFRDY Position */</pre>
#define FPU FPCCR HFRDY Msk
                                       (1UL << FPU FPCCR HFRDY Pos)
/*! < FPCCR: HFRDY bit Mask */
#define FPU FPCCR THREAD Pos
/*!< FPCCR: processor mode bit Position */</pre>
#define FPU FPCCR THREAD Msk
                                        (1UL << FPU FPCCR THREAD Pos)
/*!< FPCCR: processor mode active bit Mask */</pre>
#define FPU FPCCR USER Pos
/*!< FPCCR: privilege level bit Position */</pre>
#define FPU FPCCR USER Msk
                                          (1UL << FPU FPCCR USER Pos)
/*!< FPCCR: privilege level bit Mask */</pre>
#define FPU FPCCR LSPACT Pos
/*!< FPCCR: Lazy state preservation active bit Position */</pre>
#define FPU FPCCR LSPACT Msk (1UL << FPU FPCCR LSPACT Pos)
/*!< FPCCR: Lazy state preservation active bit Mask */</pre>
/* Floating-Point Context Address Register */
#define FPU FPCAR ADDRESS Pos
/*! < FPCAR: ADDRESS bit Position */
#define FPU_FPCAR_ADDRESS_Msk
                                          (0x1FFFFFFFUL <<
/* Floating-Point Default Status Control Register */
#define FPU FPDSCR AHP Pos
/*! < FPDSCR: AHP bit Position */
#define FPU FPDSCR AHP Msk
                                          (1UL << FPU FPDSCR AHP Pos)
/*! < FPDSCR: AHP bit Mask */
#define FPU_FPDSCR_DN_Pos
                                          25
/*!< FPDSCR: DN bit Position */</pre>
#define FPU FPDSCR DN Msk
                                          (1UL << FPU FPDSCR DN Pos)
/*! < FPDSCR: DN bit Mask */
#define FPU FPDSCR FZ Pos
                                          2.4
/*! < FPDSCR: FZ bit Position */
#define FPU FPDSCR FZ Msk
                                         (1UL << FPU FPDSCR FZ Pos)
/*!< FPDSCR: FZ bit Mask */</pre>
#define FPU FPDSCR RMode Pos
                                          22
/*!< FPDSCR: RMode bit Position */</pre>
#define FPU FPDSCR RMode Msk
                                          (3UL << FPU FPDSCR RMode Pos)
/*!< FPDSCR: RMode bit Mask */</pre>
/* Media and FP Feature Register 0 */
#define FPU_MVFR0_FP_rounding_modes_Pos 28
/*!< MVFR0: FP rounding modes bits Position */</pre>
#define FPU MVFR0 FP rounding modes Msk (0xFUL <<</pre>
FPU MVFR0 FP rounding modes_Pos) /*! < MVFR0: FP rounding modes bits
Mask */
```

```
#define FPU MVFR0 Short vectors Pos
/*!< MVFR0: Short vectors bits Position */</pre>
#define FPU_MVFR0_Short_vectors_Msk
                                        (0xFUL <<
FPU MVFR0 Short_vectors_Pos)
                                 /*!< MVFR0: Short vectors bits Mask
#define FPU MVFR0 Square root Pos
                                         20
/*!< MVFR0: Square root bits Position */</pre>
#define FPU MVFR0 Square root Msk
                                         (0 \times \text{FUL} <<
FPU MVFR0 Square root Pos)
                                   /*!< MVFR0: Square root bits Mask */</pre>
#define FPU MVFR0 Divide Pos
                                         16
/*!< MVFR0: Divide bits Position */</pre>
#define FPU MVFRO Divide Msk
                                         (0xFUL <<
FPU MVFR0 Divide Pos)
                                   /*!< MVFR0: Divide bits Mask */</pre>
#define FPU_MVFR0_FP_excep_trapping_Pos
/*!< MVFR0: FP exception trapping bits Position */</pre>
#define FPU MVFR0 FP excep trapping Msk (0xFUL <<</pre>
bits Mask */
#define FPU MVFR0 Double precision_Pos
/*! < MVFR0: Double-precision bits Position */
#define FPU MVFR0 Double precision_Msk (0xFUL <<</pre>
Mask */
#define FPU MVFR0 Single precision Pos
/*!< MVFR0: Single-precision bits Position */</pre>
#define FPU MVFR0 Single precision Msk (0xFUL <<</pre>
FPU MVFR0 Single precision Pos) /*!< MVFR0: Single-precision bits
Mask */
#define FPU MVFR0 A SIMD registers Pos
/*!< MVFR0: A SIMD registers bits Position */</pre>
#define FPU MVFR0 A SIMD registers Msk (0xFUL <<
FPU_MVFR0_A_SIMD_registers_Pos) /*!< MVFR0: A_SIMD registers bits</pre>
Mask */
/* Media and FP Feature Register 1 */
#define FPU MVFR1 FP fused MAC Pos
/*!< MVFR1: FP fused MAC bits Position */</pre>
#define FPU MVFR1 FP fused MAC Msk
                                         (0xFUL <<
FPU_MVFR1_FP_fused_MAC_Pos) /*!< MVFR1: FP fused MAC bits Mask
* /
#define FPU MVFR1 FP HPFP Pos
                                         24
/*!< MVFR1: FP HPFP bits Position */</pre>
#define FPU MVFR1 FP HPFP Msk
                                         (0xFUL <<
FPU MVFR1 FP HPFP Pos)
                                  /*!< MVFR1: FP HPFP bits Mask */</pre>
#define FPU MVFR1 D NaN mode Pos
/*!< MVFR1: D NaN mode bits Position */</pre>
#define FPU MVFR1 D NaN mode Msk
                                         (0xFUL <<
                                   /*! < MVFR1: D_NaN mode bits Mask */
FPU MVFR1 D NaN mode Pos)
#define FPU MVFR1 FtZ mode Pos
/*!< MVFR1: FtZ mode bits Position */</pre>
```

```
#define FPU_MVFR1_FtZ_mode_Msk
                                        (0xFUL <<
                                 /*!< MVFR1: FtZ mode bits Mask */
FPU MVFR1 FtZ mode Pos)
/*@} end of group CMSIS FPU */
#endif
/** \ingroup CMSIS core register
    \defgroup CMSIS CoreDebug Core Debug Registers (CoreDebug)
    \brief Type definitions for the Core Debug Registers
 @ {
 */
/** \brief Structure type to access the Core Debug Register (CoreDebug).
typedef struct
  IO uint32 t DHCSR;
                                       /*!< Offset: 0x000 (R/W) Debug
Halting Control and Status Register
 __O uint32 t DCRSR;
                                       /*!< Offset: 0x004 ( /W)
Core Register Selector Register
  IO uint32 t DCRDR;
                                       /*!< Offset: 0x008 (R/W)
                                                                Debug
Core Register Data Register
 IO uint32 t DEMCR;
                                       /*! < Offset: 0x00C (R/W)
Exception and Monitor Control Register */
} CoreDebug Type;
/* Debug Halting Control and Status Register */
#define CoreDebug DHCSR DBGKEY Pos 16
/*! < CoreDebug DHCSR: DBGKEY Position */
#define CoreDebug_DHCSR_DBGKEY_Msk
                                        (0xFFFFUL <<
CoreDebug DHCSR DBGKEY Pos) /*! < CoreDebug DHCSR: DBGKEY Mask */
#define CoreDebug DHCSR S RESET ST Pos
/*! < CoreDebug DHCSR: S RESET ST Position */
#define CoreDebug DHCSR S RESET_ST_Msk (1UL <<
CoreDebug_DHCSR_S_RESET_ST_Pos) /*!< CoreDebug DHCSR: S RESET ST
Mask */
#define CoreDebug DHCSR S RETIRE ST Pos 24
/*! < CoreDebug DHCSR: S RETIRE ST Position */
#define CoreDebug DHCSR S RETIRE ST Msk (1UL <<
CoreDebug_DHCSR_S_RETIRE_ST_Pos) /*!< CoreDebug_DHCSR: S RETIRE_ST
Mask */
#define CoreDebug_DHCSR_S_LOCKUP_Pos 19
/*!< CoreDebug DHCSR: S LOCKUP Position */</pre>
#define CoreDebug DHCSR S LOCKUP_Msk (1UL <<</pre>
                              /*!< CoreDebug DHCSR: S LOCKUP</pre>
CoreDebug DHCSR S LOCKUP Pos)
#define CoreDebug DHCSR S SLEEP Pos
                                         18
/*! < CoreDebug DHCSR: S SLEEP Position */
#define CoreDebug_DHCSR_S_SLEEP_Msk (1UL <<</pre>
CoreDebug_DHCSR_S_SLEEP_Pos) /*!< CoreDebug_DHCSR: S_SLEEP_Mask
#define CoreDebug DHCSR S HALT Pos
                                         17
/*!< CoreDebug DHCSR: S HALT Position */</pre>
```

```
#define CoreDebug DHCSR S REGRDY Pos
/*!< CoreDebug DHCSR: S REGRDY Position */</pre>
#define CoreDebug_DHCSR_S_REGRDY_Msk (1UL <</pre>
CoreDebug_DHCSR_S_REGRDY_Pos) /*!< CoreDebug_DHCSR: S_REGRDY
Mask */
#define CoreDebug DHCSR C SNAPSTALL Pos 5
/*! < CoreDebug DHCSR: C_SNAPSTALL Position */
#define CoreDebug DHCSR C SNAPSTALL Msk (1UL <<</pre>
CoreDebug_DHCSR_C_SNAPSTALL_Pos) /*!< CoreDebug_DHCSR: C_SNAPSTALL
Mask */
#define CoreDebug DHCSR C MASKINTS Pos
/*!< CoreDebug DHCSR: C MASKINTS Position */</pre>
#define CoreDebug DHCSR C MASKINTS Msk (1UL <<
CoreDebug_DHCSR_C_MASKINTS_Pos) /*!< CoreDebug_DHCSR: C_MASKINTS
Mask */
#define CoreDebug DHCSR C STEP Pos
/*! < CoreDebug DHCSR: C STEP Position */
#define CoreDebug_DHCSR_C_STEP_Msk (1UL <</pre>
CoreDebug_DHCSR_C_STEP_Pos) /*!< CoreDebug_DHCSR: C_STEP_Mask
* /
#define CoreDebug DHCSR C HALT Pos
/*!< CoreDebug DHCSR: C_HALT Position */</pre>
#define CoreDebug_DHCSR_C_HALT_Msk (1UL <<
CoreDebug_DHCSR_C_HALT_Pos) /*!< CoreDebug_DHCSR: C_HALT_Mask
CoreDebug_DHCSR_C_HALT_Pos)
#define CoreDebug DHCSR C DEBUGEN Pos
/*! < CoreDebug DHCSR: C DEBUGEN Position */
#define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL <</pre>
CoreDebug_DHCSR_C_DEBUGEN_Pos) /*!< CoreDebug_DHCSR: C_DEBUGEN
Mask */
/* Debug Core Register Selector Register */
#define CoreDebug DCRSR REGWnR Pos
/*!< CoreDebug DCRSR: REGWnR Position */</pre>
*/
#define CoreDebug DCRSR REGSEL Pos
/*!< CoreDebug DCRSR: REGSEL Position */</pre>
#define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL <<</pre>
CoreDebug_DCRSR_REGSEL_Pos) /*!< CoreDebug_DCRSR: REGSEL Mask */
/* Debug Exception and Monitor Control Register */
#define CoreDebug_DEMCR_TRCENA_Pos
/*! < CoreDebug DEMCR: TRCENA Position */
#define CoreDebug_DEMCR_TRCENA_Msk (1UL <<
CoreDebug_DEMCR_TRCENA_Pos) /*!< CoreDebug_DEMCR: TRCENA_Mask
*/
```

```
#define CoreDebug DEMCR MON REQ Pos
/*!< CoreDebug DEMCR: MON REQ Position */</pre>
#define CoreDebug_DEMCR_MON_REQ_Msk (1UL <</pre>
CoreDebug DEMCR MON REQ_Pos)
                                      /*!< CoreDebug DEMCR: MON REQ Mask
#define CoreDebug DEMCR MON STEP Pos
                                          18
/*!< CoreDebug DEMCR: MON STEP Position */</pre>
#define CoreDebug_DEMCR_MON_STEP_Msk (1UL <<
CoreDebug_DEMCR_MON_STEP_Pos) /*!< CoreDebug_DEMCR: MON_STEP</pre>
Mask */
#define CoreDebug DEMCR MON PEND Pos 17
/*!< CoreDebug DEMCR: MON PEND Position */</pre>
#define CoreDebug DEMCR MON PEND_Msk (1UL <<
                                /*!< CoreDebug DEMCR: MON PEND
CoreDebug DEMCR MON PEND Pos)
Mask */
#define CoreDebug DEMCR MON EN Pos
                                           16
/*!< CoreDebug DEMCR: MON EN Position */</pre>
#define CoreDebug DEMCR MON EN Msk
                                          (1UL <<
CoreDebug_DEMCR_MON_EN_Pos)
                                      /*! < CoreDebug DEMCR: MON EN Mask
#define CoreDebug DEMCR VC HARDERR Pos 10
/*! < CoreDebug DEMCR: VC HARDERR Position */
#define CoreDebug DEMCR VC HARDERR Msk (1UL <<
CoreDebug_DEMCR_VC_HARDERR_Pos) /*!< CoreDebug_DEMCR: VC_HARDERR
Mask */
#define CoreDebug DEMCR VC INTERR Pos
/*!< CoreDebug DEMCR: VC INTERR Position */</pre>
#define CoreDebug_DEMCR_VC_INTERR_Msk (1UL <</pre>
CoreDebug_DEMCR_VC_INTERR_Pos) /*!< CoreDebug_DEMCR: VC_INTERR
Mask */
#define CoreDebug_DEMCR_VC_BUSERR_Pos
/*!< CoreDebug DEMCR: VC_BUSERR Position */</pre>
#define CoreDebug DEMCR VC BUSERR_Msk (1UL <<</pre>
CoreDebug_DEMCR_VC_BUSERR_Pos) /*!< CoreDebug_DEMCR: VC_BUSERR
Mask */
#define CoreDebug DEMCR VC STATERR Pos 7
/*! < CoreDebug DEMCR: VC STATERR Position */
#define CoreDebug_DEMCR_VC_STATERR_Msk (1UL <<
CoreDebug_DEMCR_VC_STATERR_Pos) /*!< CoreDebug_DEMCR: VC_STATERR</pre>
Mask */
#define CoreDebug DEMCR VC CHKERR Pos
/*!< CoreDebug DEMCR: VC CHKERR Position */</pre>
#define CoreDebug DEMCR VC CHKERR Msk (1UL <<
CoreDebug DEMCR VC CHKERR Pos) /*!< CoreDebug DEMCR: VC CHKERR
Mask */
#define CoreDebug DEMCR VC NOCPERR Pos
/*! < CoreDebug DEMCR: VC NOCPERR Position */
#define CoreDebug DEMCR VC NOCPERR Msk (1UL <<
CoreDebug_DEMCR_VC_NOCPERR_Pos) /*!< CoreDebug_DEMCR: VC_NOCPERR
Mask */
```

```
#define CoreDebug DEMCR VC MMERR Pos
/*! < CoreDebug DEMCR: VC MMERR Position */
#define CoreDebug_DEMCR_VC_MMERR_Msk (1UL <</pre>
CoreDebug DEMCR_VC_MMERR_Pos)
                                   /*!< CoreDebug DEMCR: VC MMERR
Mask */
#define CoreDebug DEMCR VC CORERESET Pos
/*!< CoreDebug DEMCR: VC CORERESET Position */</pre>
#define CoreDebug DEMCR VC CORERESET Msk (1UL <<
CoreDebug_DEMCR_VC_CORERESET_Pos) /*!< CoreDebug_DEMCR: VC_CORERESET
Mask */
/*@} end of group CMSIS CoreDebug */
/** \ingroup CMSIS core register
   \defgroup CMSIS_core_base Core Definitions
    \brief
             Definitions for base addresses, unions, and structures.
 @ {
 * /
/* Memory mapping of Cortex-M4 Hardware */
#define SCS BASE (0xE000E000UL)
/*!< System Control Space Base Address */</pre>
#define ITM BASE (0xE000000UL)
/*!< ITM Base Address
#define DWT BASE
                         (0xE0001000UL)
/*!< DWT Base Address
#define TPI BASE
                         (0xE0040000UL)
/*!< TPI Base Address
#define CoreDebug BASE (0xE000EDF0UL)
/*!< Core Debug Base Address */</pre>
#define SysTick_BASE (SCS_BASE + 0x0010UL)
* /
/*!< NVIC Base Address</pre>
/*!< NVIC Base Address */
#define SCB BASE (SCS BASE + 0x0D00UL)
/*!< System Control Block Base Address */</pre>
#define SCnSCB
                         ((SCnSCB Type
                                                SCS BASE
/*!< System control Register not in SCB */</pre>
#define SCB
                         ((SCB Type
                                                SCB BASE
/*!< SCB configuration struct</pre>
#define SysTick
                                                SysTick BASE
                          ((SysTick Type
/*!< SysTick configuration struct
                                                NVIC BASE
#define NVIC
                          ((NVIC_Type
/*!< NVIC configuration struct
#define ITM
                                                ITM BASE
/*!< ITM configuration struct</pre>
                          ((DWT_Type
                                                DWT BASE
#define DWT
/*!< DWT configuration struct
                                                TPI BASE
#define TPI
                         ((TPI Type
/*!< TPI configuration struct
#define CoreDebug ((CoreDebug Type *)
                                                CoreDebug BASE)
/*!< Core Debug configuration struct</pre>
#if ( MPU PRESENT == 1)
  #define MPU BASE
                         (SCS BASE + 0 \times 0 D90 UL)
/*!< Memory Protection Unit
```

```
#define MPU
                                       *) MPU BASE
                         ((MPU Type
/*!< Memory Protection Unit</pre>
#if ( FPU PRESENT == 1)
 #define FPU BASE
                          (SCS BASE + 0 \times 0 = 30UL)
/*!< Floating Point Unit</pre>
                                    * /
                          ((FPU_Type
 #define FPU
                                               FPU BASE
/*!< Floating Point Unit</pre>
#endif
/*@} */
/******************************
               Hardware Abstraction Layer
 Core Function Interface contains:
 - Core NVIC Functions
 - Core SysTick Functions
 - Core Debug Functions
 - Core Register Access Functions
******************
/** \defgroup CMSIS Core FunctionInterface Functions and Instructions
Reference
* /
/* ################## NVIC functions
############# */
/** \ingroup CMSIS Core FunctionInterface
   \defgroup CMSIS Core NVICFunctions NVIC Functions
             Functions that manage interrupts and exceptions via the
NVIC.
   @ {
*/
/** \brief Set Priority Grouping
 The function sets the priority grouping field using the required unlock
sequence.
 The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8]
PRIGROUP field.
 Only values from 0..7 are used.
 In case of a conflict between priority grouping and available
 priority bits (__NVIC_PRIO_BITS), the smallest possible priority group
is set.
   \param [in] PriorityGroup Priority grouping field.
 STATIC INLINE void NVIC SetPriorityGrouping(uint32 t PriorityGroup)
 uint32 t reg value;
 uint32 t PriorityGroupTmp = (PriorityGroup & (uint32 t)0x07);
/* only values 0..7 are used */
```

```
reg value = SCB->AIRCR;
/* read old register configuration
                                     */
 reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);
/* clear bits to change
 reg value = (reg value
                ((uint32 t)0x5FA << SCB AIRCR VECTKEY Pos) |
                (PriorityGroupTmp << 8));</pre>
/* Insert write key and priorty group */
 SCB->AIRCR = reg value;
}
/** \brief Get Priority Grouping
  The function reads the priority grouping field from the NVIC Interrupt
Controller.
   \return
                           Priority grouping field (SCB->AIRCR [10:8]
PRIGROUP field).
 STATIC INLINE uint32 t NVIC GetPriorityGrouping(void)
 return ((SCB->AIRCR & SCB AIRCR PRIGROUP Msk) >>
SCB AIRCR PRIGROUP Pos); /* read priority grouping field */
}
/** \brief Enable External Interrupt
    The function enables a device-specific interrupt in the NVIC
interrupt controller.
                    IRQn External interrupt number. Value cannot be
    \param [in]
negative.
 STATIC INLINE void NVIC EnableIRQ(IRQn Type IRQn)
/* NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) &
0x1F)); enable interrupt */
 NVIC - SISER[(uint32 t)((int32 t)IRQn) >> 5] = (uint32 t)(1 << 1)
((uint32 t)((int32 t)IRQn) & (uint32 t)0x1F)); /* enable interrupt */
}
/** \brief Disable External Interrupt
    The function disables a device-specific interrupt in the NVIC
interrupt controller.
    \param [in]
                    IRQn External interrupt number. Value cannot be
negative.
 STATIC INLINE void NVIC DisableIRQ(IRQn Type IRQn)
 NVIC - ICER[((uint32 t)(IRQn) >> 5)] = (1 << ((uint32 t)(IRQn) & 0x1F));
/* disable interrupt */
}
/** \brief Get Pending Interrupt
```

```
The function reads the pending register in the NVIC and returns the
pending bit
    for the specified interrupt.
                    IRQn Interrupt number.
    \param [in]
    \return
                           Interrupt status is not pending.
    \return
                        1
                           Interrupt status is pending.
  STATIC INLINE uint32 t NVIC GetPendingIRQ(IRQn Type IRQn)
  return((uint32 t) ((NVIC->ISPR[(uint32 t)(IRQn) >> 5] & (1 <<
((uint32 t)(IRQn) & 0x1F)))?1:0)); /* Return 1 if pending else 0 */
/** \brief Set Pending Interrupt
    The function sets the pending bit of an external interrupt.
                     IRQn Interrupt number. Value cannot be negative.
    \param [in]
  STATIC INLINE void NVIC SetPendingIRQ(IRQn Type IRQn)
 NVIC \rightarrow ISPR[((uint32 t)(IRQn) >> 5)] = (1 << ((uint32 t)(IRQn) & 0x1F));
/* set interrupt pending */
/** \brief Clear Pending Interrupt
    The function clears the pending bit of an external interrupt.
                     IRQn External interrupt number. Value cannot be
    \param [in]
negative.
 _STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
 NVIC - ICPR[((uint32 t)(IRQn) >> 5)] = (1 << ((uint32 t)(IRQn) & 0x1F));
/* Clear pending interrupt */
}
/** \brief Get Active Interrupt
    The function reads the active register in NVIC and returns the active
bit.
    \param [in]
                     IRQn Interrupt number.
                        0
    \return
                          Interrupt status is not active.
    \return
                        1
                           Interrupt status is active.
  STATIC INLINE uint32 t NVIC GetActive(IRQn Type IRQn)
  return((uint32 t)((NVIC->IABR[(uint32 t)(IRQn) >> 5] & (1 <<
((uint32 t)(IRQn) & 0x1F)))?1:0)); /* Return 1 if active else 0 */
}
```

```
/** \brief Set Interrupt Priority
    The function sets the priority of an interrupt.
    \note The priority cannot be set for every core interrupt.
    \param [in]
                  IRQn Interrupt number.
    \param [in] priority Priority to set.
  STATIC INLINE void NVIC SetPriority (IRQn Type IRQn, uint32 t priority)
  if(IRQn < 0) {
    SCB->SHP[((uint32 t)(IRQn) & 0xF)-4] = ((priority << (8 -
 NVIC PRIO BITS)) & 0xff); } /* set Priority for Cortex-M System
Interrupts */
  else {
   NVIC \rightarrow IP[(uint32_t)(IRQn)] = ((priority << (8 - NVIC PRIO BITS)) &
               /* set Priority for device specific Interrupts */
0xff); }
/** \brief Get Interrupt Priority
    The function reads the priority of an interrupt. The interrupt
    number can be positive to specify an external (device specific)
    interrupt, or negative to specify an internal (core) interrupt.
                  IRQn Interrupt number.
    \param [in]
    \return
                       Interrupt Priority. Value is aligned
automatically to the implemented
                       priority bits of the microcontroller.
 STATIC INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
  if(IRQn < 0) {
   return((uint32_t)(SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] >> (8 -
  NVIC PRIO BITS))); } /* get priority for Cortex-M system interrupts
  else {
   return((uint32 t) (NVIC->IP[(uint32 t)(IRQn)]
                                                           >> (8 -
 NVIC PRIO BITS))); } /* get priority for device specific interrupts
}
/** \brief Encode Priority
    The function encodes the priority for an interrupt with the given
priority group,
    preemptive priority value, and subpriority value.
    In case of a conflict between priority grouping and available
    priority bits ( NVIC PRIO BITS), the samllest possible priority
group is set.
                  PriorityGroup Used priority group.
    \param [in]
    \param [in] PreemptPriority Preemptive priority value (starting
from 0).
```

```
\param [in] SubPriority Subpriority value (starting from 0).
                                 Encoded priority. Value can be used in
    \return
the function \ref NVIC SetPriority().
 STATIC INLINE uint32 t NVIC EncodePriority (uint32 t PriorityGroup,
uint32 t PreemptPriority, uint32 t SubPriority)
 uint32 t PriorityGroupTmp = (PriorityGroup & 0x07); /* only
values 0..7 are used */
 uint32 t PreemptPriorityBits;
 uint32 t SubPriorityBits;
 PreemptPriorityBits = ((7 - PriorityGroupTmp) > NVIC PRIO BITS) ?
__NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
 SubPriorityBits = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 :
PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
 return (
          ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) <<
SubPriorityBits) |
          ((SubPriority & ((1 << (SubPriorityBits )) - 1)))
        );
}
/** \brief Decode Priority
    The function decodes an interrupt priority value with a given
priority group to
    preemptive priority value and subpriority value.
    In case of a conflict between priority grouping and available
   priority bits ( NVIC PRIO BITS) the samllest possible priority group
is set.
                      Priority Priority value, which can be retrieved
    \param [in]
with the function \ref NVIC GetPriority().
    \param [in] PriorityGroup Used priority group.
    \param [out] pPreemptPriority Preemptive priority value (starting
from 0).
   \param [out] pSubPriority Subpriority value (starting from 0).
 STATIC INLINE void NVIC DecodePriority (uint32 t Priority, uint32 t
PriorityGroup, uint32 t* pPreemptPriority, uint32 t* pSubPriority)
 uint32 t PriorityGroupTmp = (PriorityGroup & 0x07); /* only
values 0..7 are used */
 uint32 t PreemptPriorityBits;
 uint32 t SubPriorityBits;
 PreemptPriorityBits = ((7 - PriorityGroupTmp) > NVIC PRIO BITS) ?
 NVIC PRIO BITS : 7 - PriorityGroupTmp;
 SubPriorityBits = ((PriorityGroupTmp + NVIC PRIO BITS) < 7) ? 0 :
PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
 *pPreemptPriority = (Priority >> SubPriorityBits) & ((1 <<
(PreemptPriorityBits)) - 1);
                                  ) & ((1 <<
 *pSubPriority = (Priority
(SubPriorityBits )) - 1);
}
```

```
The function initiates a system reset request to reset the MCU.
 STATIC INLINE void NVIC SystemReset (void)
                                                            /* Ensure
   DSB();
all outstanding memory accesses included
buffered write are completed before reset */
  SCB->AIRCR = ((0x5FA << SCB_AIRCR_VECTKEY_Pos)
                (SCB->AIRCR & SCB AIRCR PRIGROUP Msk) |
                                                            /* Keep
                SCB AIRCR SYSRESETREQ Msk);
priority group unchanged */
  DSB();
                                                            /* Ensure
completion of memory access */
                                                            /* wait
 while (1);
until reset */
/*@} end of CMSIS Core NVICFunctions */
SysTick function
/** \ingroup CMSIS Core FunctionInterface
    \defgroup CMSIS Core SysTickFunctions SysTick Functions
   \brief Functions that configure the System.
 @ {
 * /
#if ( Vendor SysTickConfig == 0)
/** \brief System Tick Configuration
   The function initializes the System Timer and its interrupt, and
starts the System Tick Timer.
   Counter is in free running mode to generate periodic interrupts.
   \param [in] ticks Number of ticks between two interrupts.
   \return
                    0 Function succeeded.
                    1 Function failed.
   \return
            When the variable <b> Vendor SysTickConfig</b> is set to
   \note
1, then the
   function <br/>
<br/>
b>SysTick Config</b> is not included. In this case, the
file <b><i>device</i>.h</b>
   must contain a vendor-specific implementation of this function.
 STATIC INLINE uint32 t SysTick Config(uint32 t ticks)
  if ((ticks - 1) > SysTick LOAD RELOAD Msk) return (1);
                                                           /* Reload
value impossible */
                                                            /* set
  SysTick->LOAD = ticks - 1;
reload register */
```

/** \brief System Reset

```
NVIC SetPriority (SysTick IRQn, (1<< NVIC PRIO BITS) - 1); /* set
Priority for Systick Interrupt */
 SysTick->VAL = 0;
                                                            /* Load
the SysTick Counter Value */
 SysTick->CTRL = SysTick CTRL CLKSOURCE Msk |
                  SysTick CTRL TICKINT Msk
                                          SysTick CTRL ENABLE Msk;
                                                            /* Enable
SysTick IRQ and SysTick Timer */
 return (0);
Function successful */
#endif
/*@} end of CMSIS Core SysTickFunctions */
/* ############################# Debug In/Output function
/** \ingroup CMSIS Core FunctionInterface
   \defgroup CMSIS core DebugFunctions ITM Functions
   \brief Functions that access the ITM debug interface.
 @ {
*/
extern volatile int32 t ITM RxBuffer;
                                                      /*!< External
variable to receive characters.
                       ITM RXBUFFER EMPTY 0x5AA55AA5 /*!< Value
#define
identifying \ref ITM RxBuffer is ready for next character. */
/** \brief ITM Send Character
   The function transmits a character via the ITM channel 0, and
   \li Just returns when no debugger is connected that has booked the
output.
   \li Is blocking when a debugger is connected, but the previous
character sent has not been transmitted.
   \param [in] ch Character to transmit.
                      Character to transmit.
   \returns
 STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
                                                           /* ITM
 if ((ITM->TCR & ITM TCR ITMENA Msk)
                                                    & &
enabled */
     (ITM->TER & (1UL << 0)
                             )
                                                     )
                                                           /* ITM
Port #0 enabled */
   while (ITM->PORT[0].u32 == 0);
   ITM->PORT[0].u8 = (uint8 t) ch;
 return (ch);
}
/** \brief ITM Receive Character
```

```
The function inputs a character via the external variable \ref
ITM RxBuffer.
                      Received character.
    \return
   \return
                  -1 No character pending.
 STATIC INLINE int32 t ITM ReceiveChar (void) {
 int32 t ch = -1;
                                           /* no character available */
  if (ITM RxBuffer != ITM RXBUFFER EMPTY) {
   ch = \overline{ITM} RxBuffer;
    }
 return (ch);
/** \brief ITM Check Character
    The function checks whether a character is pending for reading in the
variable \ref ITM RxBuffer.
    \return
                    0 No character available.
    \return
                    1 Character available.
STATIC INLINE int32 t ITM CheckChar (void) {
  if (ITM RxBuffer == ITM RXBUFFER EMPTY) {
   return (0);
                                              /* no character available
 } else {
                                              /* character available
   return (1);
}
/*@} end of CMSIS core DebugFunctions */
#endif /* CORE CM4 H DEPENDANT */
#ifdef cplusplus
#endif
#endif /* CMSIS GENERIC */
/**
* @file memory.c
 * @brief This file contains memory manipulation function definitions
* This file contains memory manipulations implementations such as moving
memory from one location to another with or without overlap.
* my_memcopy() corrupts memory if the memory locations overlap,
my memmove() makes sure data isn't corrupted when memories overlap.
 * my memset() and my memzero() sets memory to a particular value or zero
respectively, reserve words() dynamically allocates memory blocks,
free words() releases memory
* @author Sowmya Akella
 * @date June 25, 2017
```

```
#include "memory.h"
#include <math.h>
#include <stdint.h>
#include <stdbool.h>
#include <stdlib.h>
uint8 t * my memmove(uint8 t * src, uint8 t * dst, size t length)
    int i;
                               /*Temp variable to store source contents*/
    // printf("\n src is %s\n",src);
    if(src == NULL || dst == NULL)
        return INVALID POINTER;
    }
    else
       bool overlap = (abs(dst-src)>(length*sizeof(uint8 t))) || (src-
dst>0);
                           /* Check for condition where forward copy is
        if(overlap)
acceptable*/
            for(i = 0; i < length; i++)
                *(dst+i) = *(src+i);
        }
                     /*Carry out copy from reverse during overlapping
        else
source and destinations*/
            for(i = length-1;i>=0;i--)
                *(dst+i) = *(src+i);
        }
    }
    return dst;
}
uint8_t * my_memcpy(uint8_t * src, uint8_t * dst, size_t length)
     uint8 t i;
     if(src == NULL || dst == NULL)
       return INVALID POINTER;
     else
                     /*This does not check for overlap conditions*/
     for(i = 0;i<length;i++)</pre>
           {
                 *(dst+i) = *(src+i);
           }
      }
```

```
return dst;
}
uint8_t * my_memset(uint8_t * src, size_t length, uint8_t value)
     uint8 t i;
     if(src == NULL)
       return INVALID POINTER;
     for(i = 0; i < length; i++)
           *(src+i) = value;
      }
    return src;
}
uint8 t * my memzero(uint8 t * src, size t length)
    if(src == NULL)
       return INVALID POINTER;
    src = my memset(src, length, 0);
    return src;
}
uint8 t * my reverse(uint8 t * src, size t length)
     uint8 t i;
    if(src == NULL)
        return INVALID POINTER;
    for(i = 0;i<(length/2);i++) /*Reverse copy*/</pre>
           swap((src+i), (src+(length-i)-1));
    return src;
}
void swap(uint8 t*a, uint8 t*b)
     uint8 t temp;
     temp = *a;
     *a = *b;
     *b = temp;
}
uint32 t * reserve words(size t length)
     uint32 t *ptr = (uint32 t*) malloc(length * sizeof(uint32 t));
//memory allocated using malloc
    if(ptr == NULL)
       printf("Error! memory not allocated.");
        return NULL;
    else
     return ptr;
```