| LC4 Instruction Set Reference v. 2015-01 | | |
|---|--|-----------------------------------|
| Mnemonic | Semantics | Encoding |
| NOP | PC = PC + 1 | 0000 000x xxxx xxxx |
| BRp <label></label> | (P) ? PC = PC + 1 + (sext(IMM9) offset to <label>)</label> | 0000 001i iiii iiii |
| BRz <label></label> | (Z) ? PC = PC + 1 + (sext(IMM9) offset to <label>)</label> | 0000 010i iiii iiii |
| BRzp <label></label> | (Z P) ? PC = PC + 1 + (sext(IMM9) offset to <label>)</label> | 0000 011i iiii iiii |
| BRn <label></label> | (N) ? PC = PC + 1 + (sext(IMM9) offset to <label>)</label> | 0000 100i iiii iiii |
| BRnp <label></label> | (N P) ? PC = PC + 1 + (sext(IMM9) offset to <label>)</label> | 0000 101i iiii iiii |
| BRnz <label></label> | (N Z) ? PC = PC + 1 + (sext(IMM9) offset to <label>)</label> | 0000 11 0i iiii iiii |
| BRnzp <label></label> | (N Z P) ? PC = PC + 1 + (sext(IMM9) offset to <label>)</label> | 0000 1111 iiii iiii |
| ADD Rd Rs Rt | Rd = Rs + Rt | 0001 ddds ss00 0ttt |
| MUL Rd Rs Rt | Rd = Rs * Rt | 0001 ddds ss00 1ttt |
| SUB Rd Rs Rt | Rd = Rs - Rt | 0001 ddds ss01 0ttt |
| DIV Rd Rs Rt | Rd = Rs / Rt | 0001 ddds ss01 1ttt |
| ADD Rd Rs IMM5 | Rd = Rs + sext(IMM5) | 0001 ddds ss1i iiii |
| CMP Rs Rt | NZP = sign(Rs - Rt) 1 | 0010 sss0 0xxx xttt |
| CMPU Rs Rt | NZP = sign(uRs - uRt) | 0010 sss0 1xxx xttt |
| CMPI Rs IMM7 | NZP = sign(Rs - IMM7) | 0010 sss1 Oiii iiii |
| CMPIU Rs UIMM7 | NZP = sign(uRs - UIMM7) | 0010 sss1 1uuu uuuu |
| JSRR Rs | R7 = PC + 1; $PC = Rs$ | 0100 0xxs ssxx xxxx |
| JSR <label></label> | R7 = PC + 1; PC = (PC & 0x8000) ((IMM11 offset to <label>) << 4)</label> | 0100 1iii iiii iiii |
| AND Rd Rs Rt | Rd = Rs & Rt | 0101 ddds ss00 0ttt |
| NOT Rd Rs | Rd = ~Rs | 0101 ddds ss00 1xxx |
| OR Rd Rs Rt | Rd = Rs Rt | 0101 ddds ss01 0ttt |
| XOR Rd Rs Rt | Rd = Rs ∧ Rt | 0101 ddds ss01 1ttt |
| AND Rd Rs IMM5 | Rd = Rs & sext(IMM5) | 0101 <mark>ddd</mark> s ss1i iiii |
| LDR Rd Rs IMM6 | Rd = dmem[Rs + sext(IMM6)] | 0110 ddds ssii iiii |
| STR Rt Rs IMM6 | <pre>dmem[Rs + sext(IMM6)] = Rt</pre> | 0111 ttts ssii iiii |
| RTI | PC = R7; PSR [15] = 0 | 1000 xxxx xxxx xxxx |
| CONST Rd IMM9 | Rd = sext(IMM9) | 1001 dddi iiii iiii |
| SLL Rd Rs UIMM4 | Rd = Rs << UIMM4 | 1010 ddds ss00 uuuu |
| SRA Rd Rs UIMM4 | Rd = Rs >>> UIMM4 | 1010 ddds ss01 uuuu |
| SRL Rd Rs UIMM4 | Rd = Rs >> UIMM4 | 1010 ddds ss10 uuuu |
| MOD Rd Rs Rt | Rd = Rs % Rt | 1010 ddds ss11 xttt |
| JMPR Rs | PC = Rs | 1100 Oxxs ssxx xxxx |
| JMP <label></label> | PC = PC + 1 + (sext(IMM11) offset to <label>)</label> | 1100 1iii iiii iiii |
| HICONST Rd UIMM8 | Rd = (Rs & 0xFF) (UIMM8 $<<$ 8) 2 | 1101 dddx uuuu uuuu |
| TRAP UIMM8 | R7 = PC + 1; $PC = (0x8000 UIMM8)$; $PSR [15] = 1$ | 1111 xxxx uuuu uuuu |
| Pseudo-Instructions | | |
| RET | Return to R7 | JMPR R7 |
| LEA Rd <label></label> | Store address of <label> in Rd</label> | CONST/HICONST |
| LC Rd <label></label> | Store value of constant <label> in Rd</label> | CONST/HICONST |
| Assembler Directives | | |
| .CODE | Current memory section contains instruction code | |
| .DATA | Current memory section contains data values | |
| .ADDR UIMM16 | Set current memory address value to UIMM16 | |
| .FALIGN | Pad current memory address to next multiple of 16 | |
| .FILL IMM16 | Current memory address's value = IMM16 | |
| .STRINGZ "String" | Expands to a .FILL for each character in "String" | |
| .BLKW_UIMM16 | Reserve <i>UIMM16</i> words of memory from the current address | |
| <pre><label> .CONST IMM16</label></pre> | Associate <label> with IMM16</label> | |
| <pre><label> .UCONST UIMM16</label></pre> | Associate <label> with UIMM16</label> | |

0101: opcode or sub-opcode ddd: destination register sss: source register 1 ttt: source register 2 iii: signed immediate value uuu: unsigned immediate value xxx: "don't care" value

¹sign(Rs- Rt) results in one of three values: +1, 0, or -1, which set the appropriate bit in the NZP register. sign(uRs- uRt) indicates that Rs and Rt are treated as unsigned values.

²In this case, Rs is the same register as Rd, as HICONST only takes one register. However, semantically, Rs and Rd serve different functions, hence why they are differentiated.

 $^{^3}$ The NZP register is updated on any instruction that writes to a register, and on CMPx instructions.