Group 18

Jeremy Chan*

Department of Electrical and Electronic Engineering
Imperial College
London, United Kingdom
jc4913@ic.ac.uk | 00818433


Chak Yeung Dominic Kwok*

Department of Electrical and Electronic Engineering
Imperial College
London, United Kingdom
cyk113@ic.ac.uk | 00827832


*These authors contributed equally to this work

Pipeline Stages






NIOS II Handshaking




CORDIC Stage's Justification






CORDIC Accuracy







cos(11) Corner Case





Unrolling the CORDIC





Seed Sweep






Software Optimization Level


```
- - X
/cygdrive/h/DSD/T8_combined_func2/software/t8comb2
Pausing target processor: OK
Initializing CPÛ cache (if present)
Downloaded 73KB in 1.0s (73.0KB/s)
Verified OK
Starting processor at address 0x008001B4
nios2-terminal: connected to hardware target using JTAG UART on cable
nios2-terminal: "USB-Blaster [USB-0]", device 1, instance 0
nios2-terminal: (Use the IDE stop button or Ctrl-C to terminate)
Hi, v1.7
Running algorithm for task: 4+
Dividing result by 1024 is: OFF
gen vector 1, sum vector 1
Time = 0; Result = 57881.226562
gen vector 2, sum vector 2
Time = 1; Result = -76943.906250
gen vector 3, sum vector 3
Time = 154; Result = 37025504.000000
nios2-terminal: exiting due to ^C on host
 c4913@eews506a-022 /cygdrive/h/DSD/T8_combined_func2/software/t8comb2
```

```
cosine blk : entity cos wrapper 8 port map(
library ieee;
                                                               clk,
use ieee.std logic 1164.all;
                                                               х,
use ieee.numeric std.all;
                                                               cos out,
use work.all;
                                                               clk_en
                                                               );
entity combined_func2 is
port(
                                                               sq block : ENTITY fpmul PORT map(
clk
      : in std_logic;
                                                               clk en.
       : in std_logic_vector(31 downto 0);
                                                               clk,
last result: std logic vector(31 downto 0);
result : out std_logic_vector(31 downto 0);
                                                               х,
                                                               х,
clk en : in std logic
                                                               sq_out
                                                               );
end entity combined_func2;
                                                               mult block : ENTITY fpmul PORT map(
architecture main of combined func2 is
                                                               clk_en,
signal exponent : std_logic_vector(7 downto 0);
                                                               clk,
signal half x : std logic vector(31 downto 0);
signal cos_out : std_logic_vector(31 downto 0);
                                                               sq_out,
                                                               cos_out,
signal sq_out : std_logic_vector(31 downto 0);
                                                               mult out
signal mult_out : std_logic_vector(31 downto 0);
                                                               );
signal add out : std logic vector(31 downto ∅);
begin
                                                               adder block1 : ENTITY fpadd PORT map(
sub_exponent : process(x)
                                                               clk_en,
begin
                                                               clk,
exponent <= std_logic_vector(signed(x(30 downto 23)) - 1);</pre>
                                                               mult out,
end process sub exponent;
                                                               half_x,
                                                               add out
div2 : process(exponent, x)
                                                               );
begin
                                                               adder block2 : ENTITY fpadd PORT map(
if to_integer(signed(x)) = 0 then
                                                               clk_en,
half x <= (others => '0');
                                                               clk,
else
                                                               add_out,
half x \le x(31) & exponent & x(22 \text{ downto } 0);
                                                               last_result,
end if;
                                                               result
end process div2;
                                                               );
                                                               end architecture main;
```


NIOS II 'Hack'




FIFO Pipe Simulation




DMA Template




DMA BDF




DMA Module FSM



Accumulator FSM



Overall FSM



```
library ieee;
use ieee.std logic 1164.all:
use ieee.numeric std.all;
use work.all;
entity pipeline is
port(
--custom instruction interface
clk
                    : out std_logic;
                    : out std_logic;
reset
                    : in std logic;
start
done
                    : out std_logic;
                    : in std logic;
clk en
                    : in std_logic_vector(31 downto 0);
in addr
n byte
                    : in std_logic_vector(31 downto 0);
                    : out std_logic_vector(31 downto 0);
result
--mm interface
                    : in std logic;
clk mm
                    : in std_logic;
reset mm
                   : out std logic vector(31 downto 0);
master address
master_read
                    : out std logic;
                   : out std_logic_vector(3 downto 0);
master_byteenable
                   : in std logic vector(31 downto 0);
master readdata
master_readdatavalid : in std_logic;
master waitrequest : in std logic
);
end entity pipeline:
architecture main of pipeline is
signal transfer_done : std_logic;
signal ram out
                     : std logic vector(31 downto 0);
signal full
                     : std_logic;
signal load_en
                     : std_logic;
                     : std logic vector(31 downto 0);
signal cordic in
signal cordic_out
                     : std_logic_vector(31 downto 0);
signal fifo out
                     : std logic vector(31 downto 0);
signal rdreq
                      : std_logic;
signal fsm_wrreq
                      : std_logic;
signal empty
                      : std logic;
signal fifo_wrreq
                      : std_logic;
signal control done
                     : std logic;
signal data_avaliable : std_logic;
signal delay
                      : std logic:
signal tmp delay
                     : std logic;
                     : std_logic_vector(31 downto 0) :=
constant tmp count
std logic vector(to unsigned(208, 32));
```

```
begin
--count byte: entity counter
--port map(n_byte,clk_mm,start,rdreq,delay);
control finish: entity fsm finish port map(clk mm, start, empty,
control done, delay);
tmp delav <= '0':</pre>
DMA: entity MemRead port map(clk, reset, start, transfer_done, clk_en,
in_addr, n_byte, ram_out,
                      clk_mm, reset_mm, master_address, master_read,
master_byteenable, master_readdata, master_readdatavalid, master_waitrequest,
                      full, load_en, fsm_wrreq, control_done, data_avaliable
);
data_register : process
begin
wait until clk_mm'event and clk_mm = '1';
if load en = '1' then
cordic_in <= ram_out;</pre>
end if:
end process data_register;
fifo : entity fifo_cordic port map(
start, clk_mm, cordic_out, rdreq, fifo_wrreq, empty, full, fifo_out
);
accum : entity accumulator port map(
clk_mm, fifo_out, start, empty, result, rdreq
);
count_finish : entity lsr34 port map(
start, clk_mm, clk_en, delay, done
);
delay_wrrqt : entity lsr26 port map(
start, clk_mm, clk_en, fsm_wrreq, fifo_wrreq
);
cordic_blk : entity combined_func2 port map(clk_mm, cordic_in, cordic_out,
clk_en);
end architecture main:
```

Latency Improvement



Task 8 Latency Improvement




Table of Modifications

Task	Modification	Test Case 3 Latency	Test Case 3 Throughput	Improvement from Reference Design	Throughput Improvement from Reference Design (%) (%)
4	Reference	382038	166.868871	7 N/A	N/A
4.1	2KB->32KB Cache	288024	221.3365	9 24.6085%	32.6410%
5	Embedded Multipliers	136490	6 467.048484	9 64.2716%	179.8895%
6	Add Floating Point Add/Mult	114332	557.58886	4 70.0731%	234.1479%
7	Change cos() to hardware CORDIC	2718	23454.8381	2 99.2886%	13955.8499%
8	Unroll CORDIC to 8*2 stages	1373	46431.354	7 99.6406%	27725.0546%
8.1	Convert all to block diagram hardware	1024	62256.1035	2 99.7320%	37208.3984%
8.2	Use datab to reduce nested add	1023	62316.9599	2 99.7322%	37244.8680%
8.3	Overclocking to 100MHz	515	123786.893	99.8652%	74082.1359%
8.4	Level 3 Optimization	153	416668.300	7 99.9600%	249598.0392%
8.5	DMA		6375025	99.9997%	38203700.0000%

```
float sumVector_cos_custom(float x[], unsigned int M)
{
   float result=0.0;
   int i=0;
   for (i=0; i<M; i++){
       result=ALT_CI_COMPUTE_0(x[i],result);
    return result;
printf("gen vector 3, ");
generateVector(x3, N3, S3);
printf("sum vector 3\n");
float v3=0.0;
if (task) {t5 = times(NULL); y3 = sumVector_cos_custom(x3, N3); t6 = times(NULL);}
else {t5 = times(NULL); y3 = sumVector(x3, N3); t6 = times(NULL);}
qcvt(t6-t5, 10, c);
alt_putstr("Time = "); alt_putstr(c); alt_putstr("; ");
printf("Result = %f\n", ((div_1024)?y3/1024:y3));
```