COA (AB TEST-1 (Itish Agarwal, 18(53002)) 21 Oct 2020

$$(a) \ \ Z = S_3 \times Y + S_2 \times \overline{Y} + S_1 \overline{X} Y + S_0 \overline{X} \overline{Y}$$

(b) (a)
$$S = 0110$$
,
 $Z = \times \overline{y} + \overline{\chi} y = \times \mathcal{A} y$

For
$$S = 0011$$
,
$$Z = \overline{X}Y + \overline{X}\overline{Y}$$

$$= \overline{X}$$

(c) (a) To realize
$$XOR$$
 function,
 $S = 0110$
 $s_3 s_2 s_1 s_0$

62. PTO

We have,

$$ITE(v,g,h) = vg + \nabla h$$

We see,

 $ITE(a,b,0) = ab$
 $ITE(a,1,b) = ab + ab = a+b$
 $ITE(a,0,1) = a$

Now,

 $AOI(a,b,c,d) = (a \wedge b) \vee (c \wedge d)$
 $AOI(a,b,c,d) = ITE(a,b,0)$
 $AOI(a,b,c,d) = ITE(c,d,0)$

$$*a \wedge b = ITE(a,b,0)$$
 $*c \wedge d = ITE(c,d,0)$


Then,

AOD (asb

(anb) V (cnd) = ITE (ITE(a,b,0), 1, ITE (c,d,0))

(a16) V(c1d) = ITE (ITE (ITE (a, b, 0), 1, ITE(c,d,0)), 0,1)

Logic diagram on rext page



NOTE: Q3 after Q4

- 04) Booth's multiplication offers a speed advantage in situations where:
 - * It handles both positive and negative multiplier uniformly.
 - It achieves efficiency in the number of additions required when multiplier has few large blocks of 1's
 - Booth's algorithm makes multiplication with small (in absolute terms) negative values Significantly faster than shift-and-add multiplication, because the representation would have a large


sequence of 1's. The number of operations performed would be less.

13) Let initial number be x. After step 1(ie, complementing all bits of <math>x), let the resultant be y. Now in process $x \rightarrow y$, bits are flipped $(1 \rightarrow 0 \text{ and } 0 \rightarrow 1)$, which can be done by subtracting x from n-bit number containing all 1's, ie, 2^n-1 ;

$$S_{0}$$
 $y = (z^{n}-1)-x$

Now our answer = y + 1= $\begin{bmatrix} 2^{n} - X \end{bmatrix}$

05) After 06



Delay of $XOR = \underbrace{\$}_{XOR} D_{XOR}$ Delay of NAND = D_{NAND}

for SUM, delay = $2D_{xoR}$ for COUT, delay = $D_{xoR} + 2D_{NAND}$

Thus, for n-bit RCA:


Max Delay is for final sum bit, value is:

 $2D_{xor} + (n-1)D_{xor} + 2(n-1)D_{NAND}$

... Worst case delay for RCA:

(n+1) Dxor + 2(n-1) DNAND

Q5) PTO



(c)
$$(i+1) = g_i + p_i g_{i-1} + p_{i-1} c_{i-1}) = 0$$

 $g_i + p_i g_{i-1} + p_i p_{i-2} g_{i-2} + p_i p_{i-1} p_{i-2} g_{i-3}$

Hence,

$$C_{i+1} = g_i + \sum_{k=0}^{i-1} g_k \prod_{j=k+1}^{i-1} p_j + C_o \prod_{j=0}^{i} p_j$$

$$C_{i+1} = g_i + \sum_{k=0}^{i-1} g_k \prod_{j=k+1}^{i-1} p_j + C_o \prod_{j=0}^{i} p_j$$