CLASS TEST - 4 (COA)

(COM ITISH AGARWAL, 18C53002) (7Nov' 2020)

01.	Binary	address
	0	

Hit miss

10011

Miss M

00001

Hit

00110

HEX

01010

Miss

01110

M 188

11001

Miss

0.0001

Miss

11100

Miss

10 100

Miss

= 0.555

b) PTO

b) Final state of cache

Index	V	F Tag	Data
0 0 0	N		
001	Y	0 0	Mem [00001]
010	Y	0 1	Mem[01010]
011	Y	\$ 10	Mem[10011]
100	Y	10	Mem[101007
101	Y	01	Mem[01101]
110	ý	01	Mem[01110]
	N		01

rotational delay


+ transfer time +

Controller delay

=
$$12 \text{ ms} + \left(\frac{1}{2}\right) \times \left(\frac{60}{3600}\right) \times 10^3 \text{ ms}$$

+ $\left(\frac{512}{2^9 \times 3.5}\right) \times 10^3 \text{ ms} + 5.5 \text{ ms}$

= 12 ms + 8.3 ms + 0.146 BOMS + 5.5 ms



(b) Here, only the transfer time gets changed.

Disk Access Time

= seek time + rotational delay + transfer time + controller delay

$$= 12 + \left(\frac{1}{2}\right) \times \left(\frac{60}{3600}\right) \times 10^{3} + \left(\frac{8 \times 1024 \times 1000}{3.5 \times \frac{20}{300}}\right)$$

$$+ 5.5$$

$$=$$
 (28.07 ms)

oy. The first level cache minimizes the hit time, therefore its usually small with low associativity.

The second level cache minimizes miss rate, it is usually large with large blocks and higher associativity.


A single cache cannot achieve both the optimizations hence a combination is used.




DRAM capacity — 4 pages Initially empty

Accoss sequence: 12344451

(i) LRU (least Recently Used):



Hence, total number of Pf's (page faults) in LRY = 6.



(iii) We see, the number of page faults & in MFU is lesser than that in LRU

This is unexpected as (RU is preferable in comparision with MFU due to the principles of temporal and spatial locality

In this particular case to, it so happened that MF4 seems better than LRU (due to lesser page faults), but this is not the case in general.

06.(i) 2^{42} by tes (\cong 4 torabytes)

(ii) 2 bytes

each PTE = 4 bytes (32 bits)
page size = 16k bytes

a) page offset = log_(16x2'x2)=17 bits b) for protection

32-8 = 24 bits for page
number

Largest physical management

Largest physical memory size $= \left(\frac{17+24}{2}\right)\left(\frac{3}{2}\right) = \frac{38}{2} \text{ bytes } \approx 256 \text{ GB}$

05. Maximum allowable time for a = cache hit in this microprocessor

= 0.28 ns